# HD6303R, HD63A03R, **HD63B03R** CMOS MPU (Micro Processing Unit)

The HD6303R is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V1. 128 bytes RAM, Serial Communication Interface (SCI), parallel 1/O ports and multi function timer are incorporated in the HD6303R. It is bus compatible with HMCS6800 and can be expanded up to 65k bytes. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As the HD6303R is CMOS MPU, power dissipation is extremely low. And also HD6303R has Sleep Mode and Stand-by Mode as lower power dissipation mode. Therefore, flexible low power consumption application is possible.


#### **FEATURES**


- Object Code Upward Compatible with the HD6800, HD6801,
- Multiplexed Bus (D<sub>0</sub>/A<sub>0</sub>~D<sub>7</sub>/A<sub>7</sub>A<sub>8</sub>~A<sub>15</sub>), Non Multiplexed
- Bus  $(D_0 \sim D_7, A_0 \sim A_{15})$ Abundant On-Chip Functions Compatible with the HD6301V1; 128 Bytes RAM, 13 Parallel I/O Lines, 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode; Sleep Mode, Stand-By Mode
- Minimum Instruction Execution Time
  - 1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2.0MHz)
- Bit Manipulation, Bit Test Instruction
- Error Detecting Function; Address Trap, Op Code Trap
- Up to 65k Bytes Address Space

Wide Operation Range V<sub>CC</sub>=3 to 6V (f = 0.1 ~ 0.5 MHz) f = 0.1 to 2.0 MHz ( $V_{CC} = 5V \pm 10\%$ )


#### ■ TYPE OF PRODUCTS

| Type No. | Bus Timing |
|----------|------------|
| HD6303R  | 1.0 MHz    |
| HD63A03R | 1.5 MHz    |
| HD63B03R | 2.0 MHz    |





#### BLOCK DIAGRAM



61

#### **ABSOLUTE MAXIMUM RATINGS**

| item                  | Symbol           | Value                       | Unit |
|-----------------------|------------------|-----------------------------|------|
| Supply Voltage        | V <sub>cc</sub>  | -0.3 ~ +7.0                 | V    |
| Input Voltage         | V <sub>in</sub>  | -0.3 ~ V <sub>cc</sub> +0.3 | ٧    |
| Operating Temperature | Topr             | 0~+70                       | °c   |
| Storage Temperature   | T <sub>stg</sub> | -55 ~+150                   | °C   |

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V<sub>in</sub>, V<sub>out</sub>: V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>.

#### ■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ( $V_{CC}$  = 5.0V±10%,  $V_{SS}$  = 0V, Ta = 0 $\sim$ +70 $^{\circ}$ C, unless otherwise noted.)

| ft   | em   | Symbol             | Test Condition                              | min                    | typ                     | max  | Unit |
|--|--|--------------------|---|------------------------|-------------------------|------|------|
|  | RES, STBY  |                    |   | V <sub>CC</sub> -0.5   | _                       | .,   |      |
| Input "High" Voltage                       | EXTAL  | ViH                |   | V <sub>CC</sub> x0.7 - | V <sub>CC</sub><br>+0.3 | V    |      |
|  | Other Inputs   |                    |   | 2.0                    |                         | 70.3 | I    |
| input "Low" Voltage                        | All Inputs   | VIL                |   | -0,3                   | _                       | 0.8  | ٧    |
| Input Leakage Current                      | NMI, IRO, , RES, STBY  | li <sub>in</sub> l | V <sub>in</sub> = 0.5~V <sub>CC</sub> -0.5V | _                      |                         | 1.0  | μΑ   |
| Three State (off-state)<br>Leakage Current | $P_{10} \sim P_{17}, P_{20} \sim P_{24},$<br>$D_0 \sim D_7, A_8 \sim A_{15}$ | li <sub>TSt</sub>  | V <sub>in</sub> = 0.5~V <sub>CC</sub> -0.5V | -                      |                         | 1.0  | μA   |
| Output "High" Voltage                      | All Outputs  | .,                 | 1 <sub>OH</sub> = -200μA                    | 2.4                    | _                       | _    | ٧    |
| Compar ringii vortage                      | An Outputs   | V <sub>OH</sub>    | I <sub>OH</sub> = -10μA                     | V <sub>CC</sub> -0.7   | _                       | _    | ٧    |
| Output "Low" Voltage                       | All Outputs  | Vol                | I <sub>OL</sub> = 1.6mA                     | -                      |                         | 0.55 | ٧    |
| Input Capacitance                          | All Inputs   | Cin                | V <sub>in</sub> =0V, f=1.0MHz,<br>Ta = 25°C | -                      | -                       | 12.5 | pF   |
| Standby Current                            | Non Operation  | l <sub>CC</sub>    |   | _                      | 2.0                     | 15.0 | μΑ   |
| Current Dissipation*                       |  | ,                  | Operating (f=1MHz**)                        | -                      | 6.0                     | 10.0 |      |
| Corrett Dissipation                        |  | 1cc                | Sleeping (f=1MHz**)                         | -                      | 1.0                     | 2.0  | mA   |
| RAM Stand-By Voltage                       | · · · · · · · · · · · · · · · · · · ·  | V <sub>RAM</sub>   |   | 2.0                    |                         | _    | ٧    |

<sup>\*</sup> V<sub>IH</sub> min = V<sub>CC</sub>-1.0V, V<sub>IL</sub> max = 0.8V

typ, value  $\{f = xMHz\} = typ$ , value  $\{f = 1MHz\} \times x$ max, value  $\{f = xMHz\} = max$ , value  $\{f = 1MHz\} \times x$ 

(both the sleeping and operating)



<sup>\*\*</sup> Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ, or max, velues about Current Dissipations at f = x MHz operation are decided according to the following formula;

## AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V±10%, V<sub>SS</sub> = 0V, Ta = 0~+70°C, unless otherwise noted.)

#### **BUS TIMING**

| Item                                    |   |                      | Symbol               | Test<br>Con-     | Н   | D630 | 3R  | HE    | 63A0 | 3R  | HE  | )63B | 03R | Unit |
|---|---|----------------------|----------------------|------------------|-----|------|-----|-------|------|-----|-----|------|-----|------|
| (1011)                                  |   |                      | Symbol               | dition           | min | typ  | max | min   | typ  | max | min | typ  | max | Unit |
| Cycle Time                              |   |                      | t <sub>cyc</sub>     |                  | 1   | _    | 10  | 0.666 | _    | 10  | 0.5 | _    | 10  | 125  |
| Address Strobe F<br>"High"              | ulse Wi   | dth *                | PWASH                | ]                | 220 | -    | -   | 150   | -    |     | 110 | -    | -   | ns   |
| Address Strobe F                        | Rise Tin  | 10                   | tasr                 |                  | _   | _    | 20  | _     | _    | 20  | _   | _    | 20  | ns   |
| Address Strobe F                        | all Tim   | e                    | tasf                 | ļ                | _   | _    | 20  | -     | -    | 20  | -   | -    | 20  | 17\$ |
| Address Strobe D                        | Delay Ti  | me *                 | t <sub>ASD</sub>     |                  | 60  | _    | _   | 40    | _    | _   | 20  | _    | _   | រាន  |
| Enable Rise Time                        |   |                      | t <sub>Er</sub>      |                  | _   | _    | 20  | 1.    | -    | 20  | -   | _    | 20  | ns   |
| Enable Fall Time                        | ·   | 47                   | t <sub>Ef</sub>      |                  | _   | _    | 20  | -     | _    | 20  | _   | _    | 20  | ΠS   |
| Enable Pulse Wid                        | th "Hig   | jh" Level*           | PWEH                 |                  | 450 | _    | _   | 300   | -    | _   | 220 | _    | _   | ns   |
| Enable Pulse Wid                        | th "Lo  | w" Level*            | PWEL                 | 1                | 450 | _    | -   | 300   | _    | _   | 220 | -    | _   | ПS   |
| Address Strobe to Enable Delay*<br>Time |   | t <sub>ASED</sub>    |                      | 60               |     | -    | 40  | -     | -    | 20  | -   | -    | ns  |      |
| Address Delay Ti                        | me  |                      | t <sub>AD1</sub>     |                  | _   |      | 250 | _     |      | 190 |     | -    | 160 | ПS   |
| 71007033 50107 11                       | 1110  |                      | t <sub>AD2</sub>     | Fig. 1<br>Fig. 2 |     | 1    | 250 | _     | -    | 190 | _   | _    | 160 | ns   |
| Address Delay Ti                        | me for  | Latch*               | tADL                 |                  | -   |      | 250 | -     | _    | 190 | -   | _    | 160 | ns   |
| Data Set-up Time                        |   | Write                | t <sub>DSW</sub>     |                  | 230 |      |     | 150   | _    | _   | 100 |      |     | ns   |
| Data Set-up sins                        | •   | Read                 | t <sub>DSH</sub>     |                  | 80  |      | _   | 60    | _    |     | 50  |      |     | ПS   |
| Data Hold Time                          |   | Read                 | 1ня                  |                  | 0   |      | _   | 0     | _    | _   | 0   | _    | _   | ns   |
| Data Hold Time                          |   | Write                | t <sub>HW</sub>      |                  | 20  | _    | -   | 20    | _    | _   | 20  | _    | _   | ns   |
| Address Set-up T                        | ime for   | Latch*               | tasl                 |                  | 60  | _    | -   | 40    | _    | -   | 20  | -    | -   | ns   |
| Address Hold Tir                        | ne for L  | _atch                | t <sub>AHL</sub>     |                  | 30  |      | _   | 20    | _    | _   | 20  | _    | -   | ns.  |
| Address Hold Tir                        | ne  |                      | t <sub>AH</sub>      |                  | 20  | _    | -   | 20    | -    | -   | 20  | -    |     | 716  |
| A <sub>0</sub> ~ A <sub>7</sub> Set-up  | A <sub>0</sub> ~ A <sub>7</sub> Set-up Time Before E* |                      | t <sub>ASM</sub>     |                  | 200 | _    | _   | 110   | _    | _   | 60  | -    | -   | ns   |
| Peripheral Read<br>Access Time          | Non-W<br>Bus  | lultiplexed<br>*     | (t <sub>ACCN</sub> ) |                  | _   | -    | 650 | 1     | -    | 395 | -   | -    | 270 | ns   |
| Multiplexed Bus*                        |   | (t <sub>ACCM</sub> ) |                      | -                |     | 650  | -   | _     | 395  | _   | _   | 270  | ns  |      |
| Oscillator stabiliz                     | Oscillator stabilization Time                         |                      |                      | Fig. 8           | 20  | _    | _   | 20    | _    | -   | 20  | _    | - 1 | ms   |
| Processor Contro                        | Set-ur  | Time                 | t <sub>PCS</sub>     | Fig. 9           | 200 | _    | _   | 200   | _    | _   | 200 | _    | _   | ns   |

<sup>\*</sup>These timings change in approximate proportion to toxe. The figures in this characteristics represent those when toxe is minimum (= in the highest speed operation).

## PERIPHERAL PORT TIMING

| ltem  |         |               | Symbol Con-       | Test<br>Con- | HD6303R |     | HD63A03R |     | HD63B03R |     |     | l tuta |      |    |
|---|---------|---------------|-------------------|--------------|---------|-----|----------|-----|----------|-----|-----|--------|------|----|
|   |         | Oymbor        | dition            | min          | typ     | max | min      | typ | max      | min | typ | max    | Unit |    |
| Peripheral Data<br>Set-up Time                              | Port 1, | 2             | t <sub>PDSU</sub> | Fig. 3       | 200     | -   | _        | 200 | -        | _   | 200 | _      | -    | ns |
| Peripheral Data<br>Hold Time                                | Port 1, |               | t <sub>PDH</sub>  | Fig. 3       | 200     | -   | _        | 200 | -        | -   | 200 | _      | _    | ns |
| Delay Time, Enal<br>tive Transition to<br>pheral Data Valid | Peri-   | Port 1,<br>2* | t <sub>PWD</sub>  | Fig. 4       | -       |     | 300      | _   | _        | 300 | -   | _      | 300  | ns |

<sup>\*</sup> Except P21


**@**HITACHI

TIMER, SCI TIMING


| Îtem   | Symbol             | Test<br>Con- | HD6303R |     | HD63A03R |     |     | HD63B03R |     |     | 41-2 |                  |
|--|--------------------|--------------|---------|-----|----------|-----|-----|----------|-----|-----|------|------------------|
| 100/11   | Symbor             | dition       | min     | typ | max      | min | typ | max      | min | typ | max  | Unit             |
| Timer Input Pulse Width                                | t <sub>PWT</sub>   |              | 2.0     | -   |          | 2.0 | -   | _        | 2.0 | _   | _    | t <sub>eye</sub> |
| Delay Time, Enable Positive<br>Transition to Timer Out | t <sub>TOD</sub>   | Fig. 5       | -       | -   | 400      |     | -   | 400      | -   | -   | 400  | ns               |
| SCI Input Clock Cycle                                  | t <sub>Scyc</sub>  |              | 2.0     | -   | _        | 2,0 |     | _        | 2.0 | _   | _    | tcyc             |
| SCI Input Clock Pulse Width                            | † <sub>PWSCK</sub> |              | 0.4     | -   | 0.6      | 0.4 | _   | 0.6      | 0.4 | _   | 0.6  | tscyc            |

# MODE PROGRAMMING

| item                         | Symbol | Test   | HD6303R |     | HD63A03R |     | HD63B03R |     |     | Unit |          |                  |
|------------------------------|--------|--------|---------|-----|----------|-----|----------|-----|-----|------|----------|------------------|
| 7.0                          |        | dition | min     | typ | max      | min | typ      | max | nim | typ  | max      |                  |
| RES "Low" Pulse Width        | PWRSTL |        | 3       | _   | -        | 3   | -        | -   | 3   | _    | <b>—</b> | t <sub>cyc</sub> |
| Mode Programming Set-up Time | tmps   | Fig. 6 | 2       | -   | _        | 2   | -        | _   | 2   | _    | -        | t <sub>cvc</sub> |
| Mode Programming Hold Time   | tмен   |        | 150     | _   |          | 150 | -        | -   | 150 |      | _        | THS              |



64






Figure 3 Port Data Set-up and Hold Times (MPU Read)





Figure 5 Timer Output Timing



Note) Port 2: Except P<sub>21</sub>
Figure 4 Port Data Delay Times (MPU Write)




Figure 6 Mode Programming Timing




Figure 7 Bus Timing Test Loads (TTL Load)




Figure 9 Reset Timing

#### - FUNCTIONAL PIN DESCRIPTION

## • Vcc, Vss

These two pins are used for power supply and GND. Recommended power supply voltage is  $5V \pm 10\%$ . 3 to 6V can be used for low speed operation ( $100 \sim 500 \text{ kHz}$ ).

## • XTAL, EXTAL

These two pins are connected with parallel resonant funda-

mental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide-by-4 circuitry is included. An example of the crystal interface is shown in Fig. 10. EXTAL accepts an external clock input of duty 45% to 55% to drive. For external clock, XTAL pin should be open. The crystal and capacitors should be mounted as close as possible to the pins.

66






Figure 10 Crystal Interface

#### Standby (STBY)

This pin is used to place the MPU in the standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to VSS or VCC and the MPU is reset. In order to retain information in RAM during standby, write "O" into RAM enable bit (RAME), RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

#### • Reset (RES)

This input is used to reset the MPU. RES must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MPU can not be reset without clock. To reset the MPU during system operation, it must be held "Low" for at least 3 system clock cycles. From the third cycle, all address buses become "high-impedance" and it continues while RES is "Low". If RES goes to "High" CPU does the following.

- CPU does the following.
   1/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts \(\overline{IRQ\_1}\) and \(\overline{IRQ\_2}\), clear it before those are used.

### • Enable (E)

This output pin supplies system clock. Output is a singlephase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF capacitance.

#### Non Maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if NMI signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

#### • Interrupt Request (IRQ1)

This level sensitive input requests a maskable interrupt sequence. When IRQ: goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

| ٠. |      |      |                           |
|----|------|------|---------------------------|
|    | Vec  | tor  | Interrupt                 |
|    | MSB  | LSB  |                           |
| •  | FFFE | FFFF | AES                       |
|    | FFEE | FFEF | TRAP                      |
| •  | FFFC | FFFD | NIMI                      |
|    | FFFA | FFFB | Software Interrupt (SWI)  |
| ,  | FFFB | FFF9 | iAQ, tor iS3)             |
|    | FFF6 | FFF7 | ICF (Timer Input Capture) |
|    | FFF4 | FFF5 | OCF (Timer Output Compare |
|    | FFF2 | FFF3 | TOF (Timer Overflow)      |
|    | EEEA | EFF: | SCI (BORE + ORFE + TORE)  |

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and loads the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal (IRQ<sub>2</sub>) which is quite the same as IRQ<sub>1</sub> except that it will use the vector address SFFFO to SFFF7.

When  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$  are generated at the same time, the former precedes the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Regardless of the interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be SFFEE, SFFEF.

#### ● Read/Write (R/W)

This TTL compatible output signals peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF capacitance.

#### Address Strobe (AS)

In the multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at  $Do/Ao \sim D\tau/A\tau$ . The 8-bit latch is controlled by address strobe as shown in Figure 15. Thereby,  $Do/Ao \sim D\tau/A\tau$  can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address is accessed.

#### = PORTS

There are two I/O ports on HD6303R MPU (one 8-bit ports and one 5-bit port). Each port has an independent write-only data direction register to program individual I/O pins for input-or output.\*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for

an input,

There are two ports: Port 1, Port 2. Addresses of each port and associated Data Direction Register are shown in Table 2.

Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

| Ports      | Port Address | Data Direction<br>Register Address |
|------------|--------------|------------------------------------|
| I/O Port 1 | \$0002       | \$0000                             |
| I/O Port 2 | \$0003       | \$0001                             |

#### I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MPU has been reset, all

I/O lines are configured as inputs in Multiplexed mode. In Non Multiplexed mode, Port 1 will be output line for lower order address lines (Ao ~ A7), which can drive one TTL load and 30 pF capacitance.

#### I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MPU has been reset, I/O lines are configured as inputs. These pins on Port 2 (P20 ~ P22 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P21) is the only pin restricted to data input or Timer output,

#### BUS

## D<sub>0</sub>/A<sub>0</sub> ~ D<sub>7</sub>/A<sub>7</sub>

This TTL compatible three-state buffer can drive one TTL load and 90 pF capacitance. Non Multiplexed Mode

In this mode, these pins become only data bus ( $D_0 \sim D_7$ ). Multiplexed Mode


These pins becomes both the data bus  $(D_0 \sim D_7)$  and lower bits of the address bus  $(A_0 \sim A_7)$ . An address strobe output is "High" when the address is on the pins.

Each line is TTL compatible and can drive one TTL load and 90 pF capacitance. After reset, these pins become output for upper order address lines (A<sub>8</sub>  $\sim$  A<sub>15</sub>).

#### **■ MODE SELECTION**

The operation mode after the reset must be determined by the user wiring the P20, P21, and P22 externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PC0, PC1, PC2 of I/O Port 2 register when RES goes "High". I/O Port 2 Register is shown below.

#### Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Figure 11. The HD14053B is used to separate the peripheral device from the MPU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD6303R is shown in Table 3.

The HD6303R operates in two basic modes: (1) Multiplexed Mode, (2) Non Multiplexed Mode.

#### Multiplexed Mode

The data bus and the lower order address bus are multiplexed the Do/Ao ~ Dr/Ar and can be separated by the Address Strobe

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel

#### Non Multiplexed Mode

In this mode, the HD6303R can directly address HMCS6800 peripherals with no address latch. Do/Ao ~ D7/A7 become a

data bus and Port 1 becomes  $A_0 \sim A_7$  address bus. In this mode, the HD6303R is expandable up to 65k bytes with no address latch.

#### Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in Do/Ao ~ D7/A7 in the multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6303R is shown in Figure 15.




Figure 11 Recommended Circuit for Mode Selection




Figure 12 HD140538 Multiplexers/De-Multiplexers




Figure 13 HD6303R MPU Multiplexed Mode

Figure 14 HD6303R MPU Non Multiplexed Mode






Figure 15 Latch Connection

Table 3 Mode Selection

| Operating Mode       | , P <sub>20</sub> | P21 | P <sub>22</sub> |
|----------------------|-------------------|-----|-----------------|
| Multiplexed Mode     | L                 | Н   | L               |
| - Waltiplexed Wode   | L                 | L   | Н               |
| Non Multiplexed Mode | Н                 | L   | L               |

L: logic "0" H: logic "1"

#### ■ MEMORY MAP

The MPU can provide up to 65k byte address space. Figure 16 shows a memory map for each operating mode. The first 32 locations of each map are for the CPU's internal register only, as shown in Table 4.

Table 4 Internal Register Area

| Register                                     | Address |
|--|---------|
| Port 1 Data Direction Register**             | 00*     |
| Port 2 Data Direction Register**             | 01      |
| Port 1 Data Register                         | 02*     |
| Port 2 Data Register                         | 03      |
| Timer Control and Status Register            | 08      |
| Counter (High Byte)                          | 09      |
| Counter (Low Byte)                           | 0A      |
| Output Compare Register (High Byte)          | OB      |
| Output Compare Register (Low Byte)           | 0C      |
| Input Capture Register (High Byte)           | OD.     |
| Input Capture Register (Low Byte)            | 0E      |
| Rate and Mode Control Register               | 10      |
| Transmit/Receive Control and Status Register | 11      |
| Receive Data Register                        | 12      |
| Transmit Data Register                       | 13      |
| RAM Control Register                         | 14      |
| Reserved                                     | 15-1F   |

- \* External address in Non Multiplexed Mode
  \*\* 1 = Output, 0 = Input




Figure 16 HD6303R Memory Maps

**M**HITACHI

#### **■ PROGRAMMABLE TIMER**

The HD6303R contains 16-bit programmable timer which may measure input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

The timer hardware consists of

- · an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register

• a 16-bit input capture register A block diagram of the timer is shown in Figure 17.




Figure 17 Programmable Timer Block Diagram

#### Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.

When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.


When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte

store instruction (ex. STD) must be used. If only the MSB of

counter is written, the counter is set to SFFF8. The counter value written to the counter using the double

byte store instruction is shown in Figure 18. To write to the counter can disturb serial operations, so it should be inhibited during using the SCI. If external clock mode is used for SCI, this will not disturb serial operations.



(5AF3 written to the counter)

Figure 18 Counter Write Timing

#### Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit i. When bit I of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit I of Port 2. Then, the value of Output Compare Register and Output ievel bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset. The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a

double byte store instruction (ex.STD) must be used.

#### Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter captured when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit O of Port 2 must have been cleared (to zero),


To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.

#### • Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8-bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRQ2). If the I-bit in Condition Code Register has been cleared, a prior vectored address occurs corresponding to each flag. A description of each bit is as follows.



OLVL (Output Level); When a match is found in the Bit 0 value between the counter and the output com-



pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

Bit 1 IEDG (Input Edge): This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function.

When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low"-to-'High" transition).

Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.

Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.

Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is

Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by a CPU read of the counter (\$0009)

Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by a CPU write to the output compare register (\$000B or \$000C).

Bit 7 ICF (Input Capture Flag); The read-only bit is set by a

proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by a CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status

#### ■ SERIAL COMMUNICATION INTERFACE

The HD6303R contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both of transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

#### · Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MPU is re-enabled (or "waked-up") by the next message.

#### Programmable Options

The HD6303R has the following programmable features.

· data format; standard mark/space (NRZ)

clock source; external or internal

baud rate; one of 4 rates per given E clock frequency or I/8 of external clock

· wake-up feature; enabled or disabled

·interrupt requests; enabled or masked individually for transmitter and receiver

·clock output; internal clock enabled or disabled to Port 2 bit 2

Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

#### Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 19. The registers include:

an 8-bit control/status register

· a 4-bit rate/mode control register (write-only)


an 8-bit read-only receive data register

 an 8-bit write-only transmit data register
 Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-

#### Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS Register are explained below.


Transmit / Receive Control Status Register



- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance
- of WU flag's set.

  Bit 1 TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data. If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set, TDRE (bit 5) causes an IRQ2 interrupt. When cleared, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set RDRF (bit 7) or ORFE (bit 6) cause an IRQ2 interrupt. When cleared, this interrupt is masked.

- Bit 5 TDRE (Transmit Data Register Empty); When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "!". Framing Error occurs when the bit counter is not synchronized with the boundary of the byte in the re-
- ceiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.
- Bit 7 RDRF (Receive Data Register Full); This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.



Transfer Rate / Mode Control Register

Table 5 SCI Bit Times and Transfer Rates

|     |       | XTAL     | 2.4576 MHz        | 4.0 MHz            | 4 9152MHz          |
|-----|-------|----------|-------------------|--------------------|--------------------|
| S51 | : SS0 | E        | 614.4 kHz         | 1.0 MHz            | 1 2288MHz          |
| C   | 0     | E ÷ 16   | 26 µs/38,400 Baud | 16 µs/62,500 Baud  | 13 μs/76,800Baud   |
| 0   | 1     | E ÷ 128  | 208µs/4,800 Baud  | 128 µs/7812.5 Baud | 104.2µs/ 9,6008aud |
| 1   | 0     | E ÷ 1024 | 1.67ms/600 Baud   | 1.024ms/976.6 Baud | 833.3µs/ 1,200Baud |
| 1   | 1     | E ÷ 4096 | 6.67ms/150 Baud   | 4,096ms/244.1 Baud | 3 333ms/ 300Baud   |



Table 6 SCI Format and Clock Source Control

| CC1: | CCO | Format | Clock Source | Port 2 Bit 2 | Part 2 Bit 3 | Port 2 Bit 4 |
|------|-----|--------|--------------|--------------|--------------|--------------|
| 0    | 0   | -      | _            | _            | -            | _            |
| 0    | 1   | NRZ    | internal     | Not Used *** | **           | ••           |
| 1    | 0   | NRZ    | Internal     | Output*      | ••           | ••           |
| 1    | 1   | NRZ    | External     | Input        | **           | **           |

- \* Clock output is available regardless of values for bits RE and TE.

  \*\*-Ait 3 is used for serial input if RE \* "1" in TRCS.

  Bit 4 is used for serial output if TE = "1" in TRCS.
- \*\*\* This pin can be used as I/O port.

#### Transfer Rate/Mode Control Register (RMCR)

The register controls the following serial I/O functions:

-data format · clock source

· Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SS0) Bit I SS1

Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 5 lists the available Baud Rates.

Bit 2 CC0 } Bit 3 CC1 }

Clock Control/Format Select

They control the data format and the clock select logic. Table 6 defines the bit field.

#### Internally Generated Clock

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted.
•CC1, CC0 must be set to "10".

- The maximum clock rate must be E/16.
- · The clock rate is equal to the bit rate
- . The values of RE and TE have no effect.

#### Externally Generated Clock

If the user wish to supply an external clock to the Serial

- I/O, the following requirements should be noted.
  The CC1, CC0 must be set to "11" (See Table 6)
  - ·The external clock must be set to 8 times of the desired baud rate.
  - The maximum external clock frequency is E/2 clock.

## Serial Operations

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows.

- ·Writing the desired operation control bits of the Rate and Mode Control Register.
- Writing the desired operation control bits of the TRCS

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

#### Transmit Operation

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states

- (1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states.
- If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

#### Receive Operation

The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.


If the tenth bit is "1", the data is transferred to the receive

data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

## RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

#### Bit 3 Not used.

Rit 4 Not used.

Bit 5 Not used.

#### Bit 6 RAM Enable (RAME).

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of RES and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

#### Bit 7 Standby Power Bit (STBY PWR)

This bit can be read or written by the user program. It is cleared when the  $V_{\rm CC}$  voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "I", the data of the RAM is retained during stand-by and it is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET
The HD6303R has an upward object code compatible with
the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes:

- CPU programming model (See Fig. 20)
- · Addressing modes
- · Accumulator and memory manipulation instructions (See Table 7)
- · New instructions
- ·Index register and stack manipulation instructions (See Table 8)
- · Jump and branch instructions (See Table 9)
- ·Condition code register manipulation instructions (See Table 10)
- · Op-code map (See Table 11)
- · Cycle-by-cycle operation (See Table 12)

#### CPU Programming Model

The programming model for the HD6303R is shown in Figure 20. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D




Figure 20 CPU Programming Model

#### CPU Addressing Modes

The HD6303R has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 7 to 11). When the clock frequency is 4 MHz, the machine cycle will be microseconds. Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed, Either accumulator A or B is specified by one-byte instructions. Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

#### Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three byte.

#### Extended Addressing

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

#### Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte. Implied Addressing

In this mode, the instruction itself gives the address; stack ointer, index register, etc. These are 1-byte instructions.

#### Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.



Table 7 Accumulator, Memory Manipulation Instructions

|                            |          |          |            |   |          |          | Ade      | iress | ing ( | Mod | ies      |     |          |     |               |    |   | C |   |    | on (<br>iste | Code | è |
|----------------------------|----------|----------|------------|---|----------|----------|----------|-------|-------|-----|----------|-----|----------|-----|---------------|----|---|---|---|----|--------------|------|---|
| Operations                 | Mnemonic | IM       | MEI        | 0 | DII      | REC      | т        | IN    | DE    | x   | EX       | TEN | ŧD.      | IMI | LIE           | D  | Boolsen/<br>Arithmetic Operation                      | 5 | 4 | 3  | 2            | 1    | o |
|                            |          | OP       | <b>[</b> ~ | * | o-       | -        | #        | OP.   | -     | #   | OP       | ~   | #        | OP. | ~             | #  | Antimiento Operation                                  | н | - | N  | z            | v    | С |
| Add                        | ADDA     | 88       | 2          | 2 | 98       | 3        | 2        | AB    | 4     | 2   | 88       | 4   | 3        |     |               | Н  | A+M+A   | 1 | • | 7  | \$           | 1    | ‡ |
|                            | ADDB     | CB       | 2          | 2 | DB       | 3        | 2        | EB    | 4     | 2   | FB       | 4   | 3        |     | $\overline{}$ | Т  | 6 + M → B   | 1 | ٠ | :  | 1            | 1    | 1 |
| Add Doeble                 | ADDD     | C3       | 3          | 3 | 03       | 4        | 2        | E3    | 5     | 2   | F3       | 5   | 3        |     |               | ✝  | A:8+M:M+1-A:8   |   |   | :  | 1            | :    | : |
| Add Accumulators           | ABA      | 1        | H          | - | -        | H        | -        | -     | ř     | F   | -        | +-  | -        | 18  | 1             | 1  | A+8-A   | 1 | • | 1  | 1            | :    | : |
| Add With Carry             | ADCA     | 99       | 2          | 2 | 99       | 3        | 2        | AD    | 4     | 2   | 89       | 4   | 3        |     | <u> </u>      | Г  | A+M+C+A   | 1 | • | :  | :            |      | : |
|                            | ADCB     | CO       | 2          | 2 | D9       | 3        | 2        | E9    | 4     | 2   | F9       | 4   | 3        |     | -             | Г  | 8 + M + C -> 8  | 3 | • | \$ | 1            | 1    | : |
| AND                        | ANDA     | 84       | 2          | 2 | 94       | 3        | 2        | A4    | 4     | 2   | 64       | 4   | 3        |     |               | Г  | A·M → A   | • | • | 1  | 1            | R    | ٠ |
|                            | ANDB     | C4       | 2          | 2 | D4       | 3        | 2        | E4    | 4     | 2   | F4       | 4   | 3        |     | Г             | Г  | B·M → 8   | • | ٠ | 1  | 1            | R    | • |
| Bit Test                   | BITA     | 85       | 2          | 2 | 95       | 3        | 2        | A5    | 4     | 2   | 85       | 4   | 3        |     |               | 1  | A-M   | • | • | :  | 1            | R    |   |
|                            | DIT B    | C5       | 2          | 2 | 05       | 3        | 2        | E5    | 4     | 2   | FS       | 4   | 3        |     | Г             | Т  | D-M   | • | • | 1  | :            | n    | - |
| Clear                      | CLR      |          | Г          | Γ | Г        |          | Г        | 6F    | 5     | 2   | 7.5      | 5   | 3        |     |               | Т  | 00 → M  |   | • | R  | 5            | R    | F |
|                            | CLRA     | L        | Г          | Ĺ |          | _        |          | Ī     | Г     | Г   | Γ        | Γ   |          | 4F  | 1             | 1  | 00 → A  | • | • | R  | 5            | R    | F |
|                            | CLRB     | I        |            |   |          |          |          |       | Γ     | Γ   | Γ        | Γ   | Г        | 5F  | 1             | 1  | 00 → B  | • | • | R  | 5            | R    | F |
| Compare                    | CMPA     | 81       | 2          | 2 | 91       | 3        | 2        | Αl    | 4     | 2   | 81       | 4   | 3        |     |               |    | A - M   | • | • | :  | ;            | :    | 1 |
|                            | CMPB     | Cī       | 2          | 2 | DI       | 3        | 2        | E1    | 4     | 2   | FI       | 4   | 3        |     |               | Γ  | B - M   | • |   | 1  | 1            | 1    | 1 |
| Compare<br>Accumulators    | CEA      |          | Γ          |   |          |          |          |       | Γ     | Ī   |          | -   |          | 11  | 1             | 1  | A-8   | • | • | :  | 1            | 1    | 1 |
| Complement, 1's            | COM      |          | Т          | Г |          | Г        | Г        | 63    | 5     | 2   | 73       | 6   | 3        |     |               |    | Ñ→M   | • | • | 1  | 1            | A    | 1 |
|                            | COMA     |          | T          | Г | Г        |          | Г        |       |       |     |          | 1   | Г        | 43  | 1             | 1  | Ā → A   | ٠ |   | :  | 1            | A    | 1 |
|                            | COMB     |          | Г          | П |          | T        | Г        | ГТ    | Г     | Г   |          | Г   | Γ        | 53  | 1             | 1  | 8 → B   | • | • | *  | 1            | В    | 1 |
| Complement, 2's            | NEG      |          | L          |   |          |          | L        | 60    | 6     | 2   | 70       | 6   | 3        |     |               |    | 00 - M → M  | • | • | 1  | :            | Ō    | ī |
| (Negate)                   | NEGA     |          |            | L | 1        | <u> </u> | L        |       | L     |     | Ι        |     |          | 40  | 1             | 1  | 00 - A → A  | • | • | \$ | 1            | (1)  | ¢ |
|                            | NEGB     | <u> </u> |            |   |          |          | L        | _     | L     |     |          | L   | L        | 50  | 1             | 1  | 00 - 8 → 8  | • | • | 1  | 1            | 0    | C |
| Decimal Adjust, A          | DAA      |          |            |   |          |          |          |       |       |     |          |     |          | 19  | 2             | 1  | Converts binary add of BCD characters into BCD format | • | • | :  | \$           | :    | u |
| Decrement                  | DEC      | <u> </u> | 1_         |   |          |          | <u> </u> | 64    | 6     | 2   | 7A       | 6   | 3        |     | L             | Г  | M - 1 → M   | • | • | ;  | *            | 0    | • |
|                            | DECA     | _        |            | L |          | L        | L        |       | 1     | L   | Γ_       |     | Γ        | 48  | 1             | 1  | A - 1 → A   | • | • | :  | 1            | 0    |   |
|                            | DECB     |          | L          |   |          |          | L        | L     | 1_    | L   |          | L   | Γ        | 5A  | 1             | 1  | 8 - 1 → 8   | • | • | ;  | 3            | Ð    | • |
| Exclusive OR               | EORA     | 88       | 2          | 2 | 98       | 3        | 2        | AB    | 4     | 2   | 88       | 4   | 3        |     |               |    | A 🕀 M A   | • | • | :  | :            | R    | • |
|                            | EORB     | CS       | 2          | 2 | D8       | 3        | 2        | Eŝ    | 4     | 2   | F8       | 4   | 3        |     |               | Γ  | B ⊕ M-• B   | • | • | 1  | 3            | R    | • |
| Increment                  | INC      |          | L          | L | _        | _        | L        | 6C    | 6     | 2   | 7C       | 6   | 3        |     | L             | Ľ  | M + 1 → M   | • | • | 1  | 1            | 0    | 1 |
|                            | INCA     | 1        | 1          | L | 1        | L        | ]        | L_    |       |     |          | Ι   |          | 4C  | 1             | 1  | A+1-A   |   | • | 1  | 1            | (3)  | • |
|                            | INCB     |          |            | L |          |          | L        |       | L     | Γ   |          |     | L        | 5C  | 1             | 1  | B + 1 → B   | • | ۰ | 1  | 1            | (3)  | • |
| Loed                       | LDAA     | 86       | 2          | 2 | 96       | 3        | 2        | A6    | 4     | 2   | 86       | 4   | 3        |     |               | Ľ  | M A   | • | ٠ | 1  | ;            | R    | • |
| Accumulator                | LDAS     | C6       | 2          | 2 | D6       | 3        | 2        | £6    | 4     | 2   | F6       | 4   | 3        | L   |               | L  | M → B   |   | • | 1  | 1            | R    | • |
| Load Double<br>Accumulator | LDD      | cc       | 3          | 3 | DС       | 4        | 2        | EC    | 5     | 2   | FC       | 5   | 3        |     |               |    | M + 1 → B, M → A                                      | • | ٠ | ;  | 1            | R    |   |
| Multiply Unsigned          | MUL      |          | L          | L |          | L        | L        | L     | L     | L   | L        | L   | L        | 3D  | 7             | 1  | Ax8-A:8   | • | • |    | •            |      | Q |
| OR, Inclusive              | ORAA     | 8A       | 2          | 2 | 9A       | 3        | 2        | AA    | 4     | 2   | BA       | 4   | 3        | Γ_  |               | Γ  | A+M-A   | • | • | 1  | 1            | R    | • |
|                            | ORAB     | CA       | 2          | 2 | DA       | 3        | 2        | EA    | 4     | 2   | FA       | 4   | 3        |     |               | Γ  | 8 + M - S   | • | ۰ | I  | Ŧ            | R    | ŀ |
| Push Data                  | PSHA     |          | L          |   |          | Г        | L        |       |       |     |          |     | Γ        | 36  | 4             | 1  | A → Msp, SP – 1 → SP                                  | • | ۰ | •  | •            | •    | t |
|                            | PSH8     |          |            | Ĺ | 匚        | 匚        | Г        |       | L     |     |          |     |          | 37  | A             | 1  | B → Msp, SP - 1 → SP                                  | • | • | •  | •            | •    | 1 |
| Pull Data                  | PULA     | 1_       | L          | L | <u> </u> | L        | L        |       |       |     |          |     |          | 32  | 3             | 1  | SP + 1 → SP, Map → A                                  | • | ٠ | •  | •            | •    | Ī |
|                            | PULB     | 1        | 1          | ┖ | <u></u>  | L        | L        | _     | L     | L   | L        | L   | L        | 33  | 3             | 1  | SP + 1 → SP, Map → B                                  | • | ٠ | •  | •            | •    | 1 |
| Rotate Left                | ROL      | 1        |            | L |          | _        | L        | 89    | 6     | 2   | 79       | 6   | 3        |     |               | E  | м,  | • | • | 1  | :            | 0    | Ī |
|                            | ROLA     | 1        | L          | L |          | L        | L        |       |       |     |          |     |          | 49  | 1             | 1  | ]* r&-(111111111) <sub>1</sub>                        | • | • | 1  | 1            | 1    | İ |
|                            | ROLB     |          |            |   |          | Ľ        | Γ        |       | L     |     |          |     | Γ        | 59  | 1             | 1  | a) C b) be  | • | ۰ | 1  | 1            | 1    | t |
| Rotate Right               | ROR      |          | Г          |   |          | 匚        |          | 66    | 8     | 2   | 76       | 6   | 3        |     |               |    | <b>*</b> )  | • | ۰ | 1  | Ŧ            | 130  | t |
|                            | RORA     | 1        |            | L | _        |          | L        | L     | L     | L   | L        | L   | Ĺ        | 46  | 1             | 1  |   | • | ٠ | 2  | :            | 00   | Ī |
|                            | RORB     | 1 -      | (          | 1 | i        | 1 -      | 1        |       | Γ_    | [_  | $\Gamma$ | г   | $\Gamma$ | 56  | 1             | 13 | 10  | • | • | 1  | :            | (16) | t |

Note) Condition Code Register will be explained in Note of Table 10.

(to be continued)



Table 7 Accumulator, Memory Manipulation Instructions

|                                  |          | L            |     |          |          |  | Add | ressi    | ng i | Mod      | <b>6</b> 1 |     |   |        |              |    |  | C |   |    | on E<br>iste |     | • |
|----------------------------------|----------|--------------|-----|----------|----------|--|-----|----------|------|----------|------------|-----|---|--------|--------------|----|--|---|---|----|--------------|-----|---|
| Operations                       | Mnemonic | IM           | MEI |          | DII      | 1EC  | T_  | IN       | DE:  | <u> </u> | EX         | TEN | Ю | iMi    | PLH          | Ð  | Sooleen/<br>Arithmetic Operation         | 5 | 4 | 3  | 2            | 1   | 0 |
|                                  | 1        | OP           | ~   | #        | OP.      | ~  | #   | OP       | ~    | *        | ОP         | ~   | * | OP     | ~            | #  |  | н | 1 | N  | z            | ٧   | c |
| Shift Left                       | ASL      | 1            | Г   |          |          |  | Г   | 68       | 6    | 2        | 78         | 6   | 3 |        | Г            | Г  | и  | • | • | 1  | 3            | 0   | : |
| Arithmetic                       | ASLA     | T            |     |          |          | Г  |     |          | Г    |          |            |     | T | 48     | 1            | 1  | A CHITTIUS—0                             | ٠ | • | 1  | :            | (đ) |   |
|                                  | ASLB     | $\Box$       |     | 1        |          | Г  | Г   | Г        | Г    |          |            |     | Γ | 58     | 1            | 1  | g C 27 20                                | • | • | :  | \$           | ð   | * |
| Double Shift<br>Left, Arithmetic | ASLD     |              | Γ   |          |          | Γ  | Γ   |          | Г    |          |            | Ī   | Γ | 06     | 1            | ,  | D- (** ********************************* | • | • | :  | :            | •   | ; |
| Shift Right                      | ASR      |              | Г   | Γ        |          | П  | Г   | 57       | 6    | 2        | 77         | 6   | 3 |        | Γ            |    | M)                                       | • | • | :  |              | 0   | 1 |
| Arithmetic                       | ASRA     | 1            |     | 1        | 1        |  | Г   |          | Г    | Г        |            |     | Γ | 47     | 1            | 1  | ^ -                                      |   |   | 1  |              | (0) | : |
|                                  | ASRE     | 1            | 1   | 1        |          |  | Г   |          | 1    |          | Ι-         | !   | Τ | 57     | 1            | 1  | #1 p3                                    | • | • | :  | 1            | Õ   | 1 |
| Shift Right                      | LSR      | 1            | Г   | _        |          | Γ  | _   | 64       | 6    | 2        | 74         | 6   | 3 | $\Box$ | Г            |    | M,                                       | • | • | R  | 1            | ō   | 1 |
| Logical                          | LSRA     | 1            |     | П        |          | Г  | Γ   |          |      |          |            | Г   | Г | 44     | ī            | 1  | ^ 0-CIIIII                               | • | • | п  | 1            | Ō   | 1 |
|                                  | LSRB     |              |     |          |          | I  |     |          |      |          |            | Γ   |   | 54     | 1            | 1  | B) 5/ 10 C                               | • | ٠ | R  | 1            | 0   | 1 |
| Double Shift<br>Right Logical    | LSRO     |              |     |          |          |  |     |          |      |          |            |     | Γ | 04     | 1            | 1  | 0-1, ACC AV ACC 8 -0                     | • | • | R  | :            | 0   | ; |
| Store                            | STAA     |              |     | Г        | 97       | 3  | 2   | A7       | 4    | 2        | B7         | 4   | 3 |        | Г            |    | A → M                                    | • | • | :  | 1:           | R   | ٠ |
| Accumulator                      | STAB     |              |     |          | D7       | 3  | 2   | €7       | 4    | 2        | F7         | 4   | 3 | 1      | Г            | Г  | B - M                                    | ٠ | • | 1  | 1            | R   | ٠ |
| Store Double<br>Accumulator      | STD      |              |     |          | DĐ       | 4  | 2   | ED       | 5    | 2        | FO         | 5   | 3 |        |              |    | A -+ M<br>B -+ M + 1                     | • | • | :  | :            | R   | • |
| Subtract                         | SUBA     | 80           | 2   | 2        | 90       | 3  | 2   | AO       | 4    | 2        | BO         | 4   | 3 |        | Ι            | Ι  | A-M→A                                    | • | • | \$ | 1            | 1   | 1 |
|                                  | SUSB     | 8            | 2   |          | DO       | 3  | 2   | EΟ       | 4    | 2        | FO         | 4   | 3 |        |              |    | B - M → B                                | • | • | :  | ;            | \$  | 1 |
| Double Subtract                  | SUBD     | 83           | 3   | 3        | 93       | 4  | 2   | A3       | 5    | 2        | B3         | 5   | 3 |        |              |    | A: B-M:M+1-A:B                           | • | • | *  | *            | 1   | * |
| Subtract<br>Accumulators         | SBA      |              |     |          |          |  |     |          |      |          |            |     |   | 10     | 1            | 1  | A-8-A                                    | • | • | *  | 1            | :   | : |
| Subtract<br>With Carry           | SBCA     | 82           | 2   |          | 92       | <u>.                                    </u> | 2   | A2       | 4    | 2        | 62         |     | 3 | Γ      |              |    | A-M-C→A                                  | • | • | #  | 1            | :   | 1 |
| WITE CHEEY                       | SBCB     | C2           | 2   | 2        | D2       | 3  | 2   | £2       | 4    | 2        | F2         | 4   | 3 |        | Į            | 1  | B-M-C→B                                  |   | • | 1  | :            | 1   | 1 |
| Transfer<br>Accumulators         | TAB      | ļ            | _   | L        | <u> </u> | L  | L   | L        | L    | L        | L_         | L   | L | 16     | <del>-</del> | -  | A → B                                    | • | • | 1  | 1            | A   | • |
|                                  | TBA      |              | ├-  | 느        | ╙        | L  | L   | L        | L.   | ļ.,      |            | ┖   | L | 17     | 1            | 1  | B → A                                    | • | • | 1  | 1            |     | • |
| Test Zero or<br>Minus            | TST      | -            |     | <u>_</u> |          | L  | L   | 6D       | 4    | 2        | 70         | 4   | 3 |        | L            | L. | M - 00                                   | • | • | 1: | 1            | R   | R |
| minus.                           | TSTA     | <b>!</b>     | L   | L        | <u> </u> | L  | L   | _        | ᆫ    | ┖        | <u> </u>   | L.  | L | 4D     | <u> </u>     | 1  | A - 00                                   |   | • | ‡  | 1            | R   | R |
|                                  | TSTB     | 1_           | 1_  | L        | L.       | <u> </u>                                     | L   | <u> </u> | L.   | _        | _          |     | L | 5D     | 1            | 1  | 8 - 00                                   | • | • | \$ | \$           | R   | R |
| And Immediate                    | AIM      | <del> </del> | ┖   | <u> </u> | 71       | 8  |     | _        | 7    | 3        | L          | ┖   | L | L      |              | L  | M-IMM→M                                  | • | ٠ | :  | 1            | R   | • |
| OR immediate                     | OIM      | 1            |     |          | 72       | 8  | -   | 62       | 7    | 3        | L          | L   |   |        | L            | L  | M+!MM→M                                  |   | ٠ | 1  | 1            | R   | • |
| EOR Immediate                    | EIM      |              |     | L        | 75       | 8  | 3   | 65       | 7    | 3        |            | Γ   |   |        | Г            | Γ  | M⊕IMM→M                                  |   | • | 1  | 1            | R   | • |
| Test Immediate                   | TIM      |              | Ι_  | Ī        | 7B       | 4  | 3   | 68       | 5    | 3        | Г          | Г   | Г | П      | Г            | Т  | M-IMM                                    |   | • | ī  | 1            | R   |   |

Note) Condition Code Register will be explained in Note of Table 10.

#### New Instructions

In addition to the HD6801 Instruction Set, the HD6303R In addition to the HD680! Instruction Set, the HD6303R has the following new instructions:

AIM---(M) • (IMM) → (M)

Evaluates the AND of the immediate data and the memory, places the result in the memory.

OIM----(M) + (IMM) → (M)

Evaluates the OR of the immediate data and the memory, places the result in the memory.

EIM----(M) ⊕ (IMM) → (M)

Evaluates the EOR of the immediate data and the memory, places the result in the memory.

TIM----(M) • (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

XGDX--(ACCD) & (IX)

Exchanges the contents of accumulator and the index

register.

\$LP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 8 Index Register, Stack Manipulation Instructions

|                        |          | L   |           |    |     |     | Add | fress | ıng | Mo  | des |     |    |     |     |   | Boolean/                                       | - |   | diti:<br>Reg |   | Cod | • |
|------------------------|----------|-----|-----------|----|-----|-----|-----|-------|-----|-----|-----|-----|----|-----|-----|---|--|---|---|--------------|---|-----|---|
| Painter Operations     | Mnemonic | IM  | ME        | D. | DI  | REC | 7   | IN    | DE: | ×   | EX. | TEN | D  | IMP | LIE | 0 | Arithmetic Operation                           | 5 | 4 | 3            | 2 | 1   | 0 |
|                        |          | OP  | <b>I~</b> | *  | OP  | T~  | #   | ОP    | ~   | *   | OP  | ~   | #  | OP  | ~   | # |  | н | 7 | N            | z | >   | c |
| Compare Index Reg      | CPX      | 8C  | 3         | 3  | 9C  | 4   | 2   | AC    | 5   | 2   | BC  | 5   | 3  |     |     | Г | X-M.M+1  | • | • | ı            | 2 | -   | 1 |
| Decrement Index Reg    | DEX      | П   | Г         | T  | Ť   | T   | T   | -     | 1   | Γ-  | T - | 1   | T  | 09  | 1   | T | X – 1 → X                                      | • | ٠ | •            | 1 | •   | ٠ |
| Decrement Stack Potr   | DES      | T   |           | П  |     | Т   |     |       | Г   | 1   |     |     | Г  | 34  | 1   | 1 | SP - t → SP                                    | • | • | •            | • | ٠   |   |
| Increment Index Reg    | INX      | 1   |           |    |     | T   | 1   |       | 1   | _   | 1   |     | T  | 08  | 1   | 1 | X + 1 → X                                      | • | • | •            | : | •   | ٠ |
| Increment Stack Potr   | INS      | 1   |           |    |     | T   | 1   |       |     | Г   | _   |     | _  | 31  | 1   | 1 | SP + 1 → SP                                    | ٠ | • | •            | • | •   | • |
| Load Index Reg         | LDX      | CE  | 3         | 3  | DE  | 4   | 2   | EE    | 5   | 2   | FE  | 5   | 3  |     | -   |   | M → XH, (M+1) → XL                             | • | • | 0            | : | R   | • |
| Load Stack Petr        | LDS      | 85  | 3         | 3  | 9E  | 4   | 2   | AE    | 5   | 2   | BE  | 5   | 3  | i - |     |   | M → SPH. (M+1) - SPL                           | ٠ | • | Ø            | 1 | P   | ٠ |
| Store Index Reg        | STX      | П   | Г         |    | DF  | 4   | 2   | EF    | 5   | 2   | FF  | 5   | 3  |     |     | Г | $X_H \rightarrow M, X_L \rightarrow (M+1)$     |   | • | 0            | 1 | R   | • |
| Store Stack Potr       | STS      | 1   |           |    | 9F  | 4   | 2   | AF    | 5   | 2   | BF  | 5   | 3  |     | -   | 1 | SPH - M, SPL - (M+1)                           |   | ٠ | 0            | 1 | R   | ٠ |
| index Reg → Stack Potr | TXS      |     |           | 1  | · · | T - | 1   |       | Γ   | Ī - | -   |     | -  | 35  | 1   | 1 | X - 1 → SP                                     | • | • | •            | • | •   | • |
| Stack Pntr → Index Reg | TSX      | Τ   | 1 -       |    | T — | †   |     |       | 1   | Ť   | 1   | -   | _  | 30  | 1   | 1 | SP + 1 → X                                     | • | • | •            | • | •   | ٠ |
| Add                    | ABX      |     |           |    |     | Г   |     |       | Г   | Ī   | T — | Γ   | _  | 3A  | 1   | 1 | B + X - X                                      | ٠ | • | •            | • | •   | • |
| Push Date              | PSHX     | Г   | T         | T  |     | Ī   |     |       | T-  |     |     |     | Γ~ | 3C  | 5   | 1 | X <sub>L</sub> → M <sub>so</sub> , SP - 1 → SP | • | • | •            |   | •   | ٠ |
|                        |          | l . |           |    |     |     |     |       |     |     |     |     |    |     |     |   | XH → Meg, SP ~ 1 - SP                          |   |   |              |   |     |   |
| Pull Date              | PULX     |     |           | Г  | _   | 1   | i   |       | Г   |     |     | 1   |    | 38  | 4   |   | SP + 1 → SP, Man → XH                          | ٠ | • | •            | ٠ |     | • |
|                        |          |     |           |    |     | 1   |     |       |     | l   |     |     |    |     | l   |   | SP + 1 → SP, Map → XL                          |   |   |              |   |     |   |
| Exchange               | XGDX     |     | Г         | Г  |     | Γ   |     |       | 1   |     |     |     |    | 18  | 2   | 1 | ACCDIX   | • |   |              |   | -   |   |

Note) Condition Code Register will be explained in Note of Table 10.

Table 9 Jump, Branch Instruction

|                             |          |     |          |                |          |          | Ad | dres   | sing     | Mo           | des |     |              |              |                |              |                              | 1  |    | diti<br>Reg |    |   |          |
|-----------------------------|----------|-----|----------|----------------|----------|----------|----|--|----------|--------------|-----|-----|--------------|--------------|----------------|--------------|------------------------------|----|----|-------------|----|---|----------|
| Operations                  | Mnemonic | REL | _        | _              |          | REC      | ,  |  | DE       |              | EX  | ,   | -            | IM           | -              | _            | Branch Test                  | 5  | 4  | 3           | 2  | 1 | 0        |
|                             |          | OP  | ~        | *              | OP       | ľ        | #  | OР   | -        | *            | OP  | ~   | #            | OP           | 1~             | #            |                              | н  |    | N           | Z  | > | С        |
| Branch Always               | BRA      | 20  | 3        | 2              | _        | L        | L  | <u> </u>   | <u>L</u> | 1_           |     | L   | L            |              | _              |              | None                         | .* | ٠  | •           | •  | ٠ | ٠        |
| Branch Never                | BRN      | 21  | 3        | -              | L_       | L        | L. | <u>.</u>   | L.       | 1_           | L.  | L.  | L            | l.,          | L              | L            | None                         | •  | ٠  | •           | •  | • | ٠        |
| Branch If Carry Clear       | BCC      | 24  | 3        | 2              | 1 .      |          |    | 1  | 1        |              |     | 1   | 1            |              |                |              | C=0                          | •  | ٠  | •           | ٠  | ٠ | •        |
| Branch If Carry Set         | BC\$     | 25  | 3        | 2              |          |          | 1  | 1  |          | Ľ            | Ι   | Ī   | T            | Ι            | L              | Ī            | C = 1                        |    | •  | •           | •  | • | •        |
| Branch if = Zero            | BEG      | 27  | 3        | 2              | L        |          | L  |  |          |              | Ι   | Ι_  | L            |              | Г              | T            | Z = 1                        | •  | •  | •           | •  | • |          |
| Branch If > Zero            | BGE      | 2C  | 3        | 2              |          |          |    | I  | Γ        | 1            |     | Ī   | T            | T            | Ī              | Ī -          | N ⊕ V = 0                    | •  | •  | •           | •  | • | •        |
| Branch If > Zero            | BGT      | 2E  | 3        | 2              | 1        |          | T  | Γ-   | Ţ        | T            | 1   | Ī   | Ī            | Ī - :        |                | Ι            | Z + (N @ V) = 0              | •  | •  | •           |    |   | •        |
| Branch If Higher            | BHI      | 22  | 3        | 2              | _        |          | T  | Ī  | Γ        |              |     | Ī   | Ī            | Ť            | 1-             | 1            | C + Z = 0                    |    | •  | •           | •  |   | •        |
| Branch If < Zero            | BLE      | 2F  | 3        | 2              | Ī        |          | 1- |  | <u> </u> | 1            | † - | 1   | 1            |              | Ì              | t -          | Z + (N () VI = 1             | •  | •  | •           |    | • | •        |
| Branch If Lower Or<br>Same  | BLS      | 23  | 3        | 2              | Γ        |          |    |  | -        | _            |     |     |              | 1            | -              |              | C+Z=1                        | •  | •  | •           | •  |   | •        |
| Branch If < Zero            | BLT      | 20  | 3        | 2              | 1        |          | Γ- |  | Γ.       | 1            | 1   | Ť   | Τ.           | Ì            | Ì              | Ì            | N ⊕ V = 1                    |    |    | •           |    |   | •        |
| Branch if Minus             | BMI      | 2B  | 3        | 2              | 1        | $\vdash$ | 1  |  | t        | †            | -   | t   | † -          | Ė            | †              | †            | N = 1                        |    | •  | •           |    |   | •        |
| Branch If Not Equal<br>Zero | BNE      | 26  | 3        | 2              | Γ        |          | Г  |  | -        | Γ            | _   | T-  | 1            | Ì            |                | -            | Z = 0                        |    |    | •           | •  | • | •        |
| Branch If Overflow<br>Clear | BVC      | 28  | 3        | 2              | Γ        | Г        |    |  |          |              | Ι   | 1-  | ľ            | -            | -              | 1            | V = 0                        | •  | •  | •           | •  |   | •        |
| Brench If Overflow Set      | 8VS      | 29  | 3        | 2              | 1        |          | 1- | 1  | 1        |              | †   | t   | †···         | t            | $\vdash$       | 1            | V = 1                        |    |    |             |    |   |          |
| Branch If Plus              | BPL      | 2A  | 3        | 2              | <u> </u> | _        | Г  | T-   | 1-       | † 1          | †   | 1 - | t            | Ì            | t              | ţ ·          | N=0                          |    |    |             |    |   |          |
| Branch To Subroutine        | BSR      | CS  | 5        | 2              |          |          |    | Ι-   |          | †            | 1   | 1   | † :          | †··          | t              | 1            |                              | ١. |    | ١.          |    | - |          |
| Jump                        | JMP      |     | $\vdash$ | 1              | 1-       |          | -  | 6E   | 3        | 2            | 7E  | 3   | 3            | <del> </del> |                | <del> </del> | ł                            | -  |    |             |    |   | -        |
| Jump To Subroutine          | JSR      |     |          | <del>  -</del> | 90       | 5        | 2  | AD   |          |              | BD  |     | 3            | 1-           | <del>  -</del> | 1-           |                              | -  |    | -           |    | ŀ | -        |
| No Operation                | NOP      | Г   |          | Г              | 1        |          |    | -  | -        |              | t   |     |              | 01           | 1              | 1            | Advances Prog. Cntr.<br>Only |    |    | •           | •  | • | •        |
| Return From Interrupt       | 871      |     | _        | Н              | 1        |          | t  | t  | †-       | ϯ−           |     | ✝   | +            | 38           | 10             | ,            |                              | +  | ۰. |             | l. | 느 | <u>-</u> |
| Return From<br>Subroutine   | RTS      |     |          | T              | Γ        |          |    | -  | 1        | T            |     | T   | T            | 39           | 5              | ,            |                              | •  | •  | <u> </u>    | •  |   | •        |
| Softwere Interrupt          | SWI      | 1   | $\vdash$ | 1              | t        | Г        | 1  | t  | $\vdash$ | 1            | ┢   | t   | $^{\dagger}$ | 3F           | 12             | 1            |                              |    | s  |             | -  |   | -        |
| Wait for Interrupt*         | WAI      |     |          | 1              |          | Τ        |    |  | $\vdash$ | $\vdash$     | t-  | t   | 1            |              | 9              | 1            | t                            | •  | 0  |             |    | - |          |
| Sleep                       | SLP      | 1   | Ι-       | -              | 1        | 1-       | +  | <del>                                     </del> | +        | <del> </del> | 1   | +   | +            | 14           |                | 1            | <del> </del>                 | •  | _  | _           | •  |   |          |

Note) \*WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state.

Condition Code Register will be explained in Note of Table 10.



Table 19 Condition Code Register Manipulation Instructions

| ·                    |          | Addre | ssingl | Aodes |                   | C | andit | ion C | ode | Tegis | ter |
|----------------------|----------|-------|--------|-------|-------------------|---|-------|-------|-----|-------|-----|
| Operations           | Mnemonic | IM    | PLIE   | D     | Boolean Operation | 5 | 4     | 3     | 2   | 1     | 0   |
|                      |          | OP    | ~      | #     |                   | Н | •     | N     | Z   | ٧     | 1   |
| Clear Carry          | CLC      | OC.   | 1      | 1     | 0 → C             | • | ٠     | •     | •   | •     | B   |
| Clear Interrupt Mask | CLI      | 0E    | 1      | 1     | 0-1               | • | R     | •     | •   | •     |     |
| Clear Overflow       | CLV      | 0A    | 1      | 1     | 0 - V             | • | •     |       | •   | R     | 1.  |
| Set Carry            | SEC      | OD.   | , 1    | 1     | 1 → C             | • | •     | •     | •   | •     | S   |
| Set Interrupt Mask   | SEI      | OF    | 1      | 1     | 1 → 1             | • | S     | •     | •   | •     | 1.  |
| Set Overflow         | SEV      | QB    | 1      | 1     | 1 → V             | • | •     | •     | •   | 5     | 1.  |
| Accomulator A → CCR  | TAP      | 06    | 1      | 11    | A-+ CCR           | _ |       | _ (   | •   |       | _   |
| CCR → Accumulator A  | TPA      | 07    | 1      | 1     | CCR → A           | • | •     | •     | •   |       | Τ.  |

[NOTE 1] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

(Bit V) Test: Result = 10000000?

(Bit C) Test: Result = 00000000?

(Bit C) Test: Result = 00000000 prior to execution?

(Bit V) Test: Operand = 101111111 prior to execution?

(Bit V) Test: Operand = 10111111 prior to execution?

(Bit V) Test: Sot equal to NeC=1 after the execution of instructions

(Bit N) Test: Set equal to NeC=1 after the execution of instructions

(Bit N) Test: Result less than zero? (Bit 15=1)

(All Bit) Load Condition Code Register from Stack.

(Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the weit state.

(Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable interrupt is required state.

(B) (All Bit) Set according to the contents of Accumulator A.

(B) (Bit C) Result of Multiplication Bit 7=1 of ACCB?

(NOTE 2) CL Instruction and interrupt.

If interrupt mask-bit is set (!="1") and interrupt is requested (!RQ<sub>1</sub> = "0" or !RQ<sub>2</sub> = "0"), and then CLI instruction is executed, the CPU responds as follows.

(1) The next instruction of CLI is one-machine cycle instruction.

Subsequent two instructions are executed before the interrupt is responded.

That is, the next and the next of the next instruction are executed.

(2) The next instruction of CLI is two-machine cycle (or more) instruction.

Only the next instruction is executed and then the CPU jump to the interrupt routine.

Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 11 OP-Code Map

| OF   | , | 1    |      |      |      | ACC  | ACC      | T           | EXT        | 1                | ACCA | or SP    |             |             | ACC! | or X  | 3.8  | Ä. |
|------|---|------|------|------|------|------|----------|-------------|------------|------------------|------|----------|-------------|-------------|------|-------|------|----|
| COL  |   |      |      |      |      | A    | 8        | IND         | DIR        | IMM              | DIR  | IND      | EXT         | IMM         | DIR  | IND   | EXT  | -1 |
|      |   | 0000 | 0001 | 0010 | 0011 | 0100 | 0101     | 0110        | 0111       | 1000             | 1001 | 1010     | 1011        | 1100        | 1101 |       |      | 1  |
| 10   | \ | 0    | 1    | 2    | 3    | 4    | 5        | 5           | 7          | 8                | 9    | A        | B           | C           | D D  | 1110  | 1111 | -  |
| 0000 | ╗ |      | SBA  | BRA  | TSX  |      |          | EG          | 1 <u> </u> |                  | ,    | <u> </u> |             | JB          |      | E     | F    | +  |
| 0001 | - | NOP  | CBA  | BRN  | INS  |      |          |             | iM         |                  |      |          |             | MP          |      |       |      | 0  |
| 0010 | 2 |      | -    | BHI  | PULA |      |          | <del></del> | IM.        | <del></del>      |      |          |             |             |      |       |      | 11 |
| _    | 3 |      |      | BLS  | PULB |      |          | 1           | 100        | -                |      |          | Şi          | BC          |      |       |      | 2  |
| 1100 | - |      |      |      |      |      |          | MC          |            |                  | SU   | BD       |             |             | AD   | DD    |      | 3  |
| 0100 | 4 | LSRD |      | BCC  | DES  |      | LS       | SR          |            | 1                |      |          | Al          | VD.         |      |       |      | 4  |
| 0101 | 5 | ASLD |      | BCS  | TXS  |      |          | E           | IM         | }                |      |          | 8           | IT          |      |       |      | 5  |
| 0110 | 6 | TAP  | TAB  | BNE  | PSHA |      | R        | OR          |            |                  |      |          | LE          | A           |      |       |      | 6  |
| 0111 | 7 | TPA  | TBA  | BEQ  | PSHB |      | A!       | SR          |            |                  |      | STA      |             |             |      | STA   |      | 7  |
| 1000 | 8 | INX  | XGDX | BVC  | PULX |      | A        | \$L         |            |                  |      |          | E           | PIC         |      |       |      | 1. |
| 1001 | 9 | DEX  | DAA  | BVS  | RTS  |      | Re       | OL          |            |                  |      |          | A           | oc .        |      |       |      | 19 |
| 1010 | A | CLV  | SLP  | BPL  | ABX  |      | Di       | EC          |            |                  |      |          |             | RA          |      |       |      | Ā  |
| 1011 | 8 | SEV  | ABA  | BMI  | RTI  |      |          | T           | IM         |                  |      |          |             | 00          |      |       |      | B  |
| 1100 | С | CLC  |      | BGE  | PSHX |      | 10       | NC          |            | <del>  -</del> - | CI   | PX       |             |             | 11   | DD OC |      | c  |
| 1101 | D | SEC  |      | BLT  | MUL  |      |          | ST          |            | BSR              |      | JSR      |             | <del></del> |      | STD   |      | D  |
| 1110 | E | CLI  |      | BGT  | WAI  |      |          |             | MP         | -                | 1.3  | DS.      |             |             | 11   | OX.   |      | E  |
| 1111 |   | SEI  |      | BLE  | SWI  |      | <u> </u> | LR          |            |                  | 1    | STS      | <del></del> |             |      | STX   |      | -  |
|      | - | 0    |      | 2    |      |      |          |             | T -        |                  |      |          |             |             |      |       |      | F  |
|      |   |      |      |      | 3    |      | , ,      | 6           | 1 7        | 16.              | 9    | E A      | 8           | C           |      | E     | F    | 1  |

UNDEFINED OP CODE

\* Only for instructions of AIM, OIM, EIM, TIM

 Instruction Execution Cycles
 In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent

instruction fetch.

The HD6303R uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6303R.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/W status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

|         |                   |            |       | ble 12 Cycle-by-Cycle Opera           | uon |                           |
|---------|-------------------|------------|-------|---------------------------------------|-----|---------------------------|
|         | s Mode & ructions | Cycles     | Cycle | Address Bus                           | R/W | Data Bus                  |
| Inst    | ructions          | <u> </u>   | #     |                                       |     |                           |
| IMMEDI/ | ATE               |            |       |                                       |     |                           |
| ADC     | ADD               |            | 1     | Op Code Address+1                     | 1 1 | Operand Data              |
| AND     | BIT               |            | 2     | Op Code Address+2                     | 1   | Next Op Code              |
| CMP     | EOR               | 2          |       |                                       |     | •                         |
| LDA     | ORA               |            |       |                                       |     |                           |
| SBC     | SUB               |            |       |                                       |     |                           |
| ADDD    | CPX               |            | 1     | Op Code Address + 1                   | 1   | Operand Data (MSB)        |
| LDĐ     | LDS               | 3          | 2     | Op Code Address + 2                   | 1   | Operand Data (LSB)        |
| LDX     | SUBD              |            | 3     | Op Code Address+3                     | 1   | Next Op Code              |
| DIRECT  |                   |            |       |                                       |     |                           |
| ADC     | ADD               | 1          | 1     | On Code Address 1.1                   |     |                           |
| AND     | BIT               |            | 2     | Op Code Address+1                     | 1   | Address of Operand (LSB)  |
| CMP     | EOR               | 3          | 3     | Address of Operand                    | 1   | Operand Data              |
| LDA     | ORA               | 1 3        | 3     | Op Code Address+2                     | 1   | Next Op Code              |
| SBC     | SUB               |            |       |                                       |     |                           |
| STA     | 300               | l          | 1     | 0-0-1-11-11                           |     |                           |
| JIA     |                   | 3          | 2     | Op Code Address+1 Destination Address | 1 1 | Destination Address       |
|         |                   | 3          | 3     |                                       | 0   | Accumulator Data          |
| ADDD    | CPX               |            | 1     | Op Code Address+2                     | 1 1 | Next Op Code              |
| LDD     | LDS               |            | 2     | Op Code Address+1                     | 1   | Address of Operand (LSB)  |
| LDX     | SUBD              | 4          | 3     | Address of Operand                    | 1 1 | Operand Data (MSB)        |
| LDX     | 3080              |            | _     | Address of Operand+1                  | 1 1 | Operand Data (LSB)        |
| STD     | STS               | ļ          | 4     | Op Code Address+2                     | 1   | Next Op Code              |
| STX     | 313               |            | 2     | Op Code Address + 1                   | 1   | Destination Address (LSB) |
| 317     |                   | 4          | _     | Destination Address                   | 0   | Register Data (MSB)       |
|         |                   |            | 3     | Destination Address + 1               | 0   | Register Data (LSB)       |
| JSR     |                   |            | 4     | Op Code Address+2                     | 1   | Next Op Code              |
| JSK     |                   |            |       | Op Code Address+1                     | 1   | Jump Address (LSB)        |
|         |                   | _          | 2     | FFFF                                  | 1   | Restart Address (LSB)     |
|         |                   | 5          | 3     | Stack Pointer                         | 0   | Return Address (LSB)      |
|         |                   |            | 4     | Stack Pointer - 1                     | 0   | Return Address (MSB)      |
| T14.0   |                   | ļ          | 5     | Jump Address                          | 1   | First Subroutine Op Code  |
| TIM     |                   |            | 1     | Op Code Address + 1                   | 1   | Immediate Data            |
|         |                   | 4          | 2     | Op Code Address+2                     | 1   | Address of Operand (LSB)  |
|         |                   | ] <b>i</b> | 3     | Address of Operand                    | 1   | Operand Data              |
| AIM     | F61.4             |            | 4     | Op Code Address + 3                   | 1   | Next Op Code              |
|         | EIM               |            | 1     | Op Code Address + 1                   | 1   | Immediate Data            |
| OIM     |                   | į          | 2     | Op Code Address+2                     | 1 1 | Address of Operand (LSB)  |
|         |                   | В          | 3     | Address of Operand                    | 1   | Operand Data              |
|         |                   |            | 4     | FFFF                                  | 1   | Restart Address (LSB)     |
|         |                   |            | 5     | Address of Operand                    | 0   | New Operand Data          |
|         |                   |            | 6     | Op Code Address+3                     | 1   | Next Op Code              |



Table 12 Cycle-by-Cycle Operation (Continued)

| Address Mode &<br>Instructions | Cycles | Cycle<br># | Address Bus         | R/W | Data Bus                      |
|--------------------------------|--------|------------|---------------------|-----|-------------------------------|
| NDEXED                         |        |            |                     |     |                               |
| JMP                            | T      | 1          | Op Code Address+1   | 1   | Offset                        |
|                                | 3      | 2          | FFFF                | 1   | Restart Address (LSB)         |
|                                |        | 3          | Jump Address        | 1   | First Op Code of Jump Routing |
| ADC ADD                        | -      | 1          | Op Code Address+1   | 1   | Offset                        |
| AND BIT                        | 1      | 2          | FFFF                | 1   | Restart Address (LSB)         |
| CMP EOR                        |        | 3          | IX+Offset           | 1   | Operand Data                  |
| LDA ORA                        | 4      | 4          | Op Code Address + 2 | 1   | Next Op Code                  |
| SBC SUB                        |        |            |                     |     |                               |
| TST                            | j      | 1          |                     | l   |                               |
| STA                            | 1      | 1          | Op Code Address+1   | 1   | Offset                        |
|                                | 4      | 2          | FFFF                | 1   | Restart Address (LSB)         |
|                                | "      | 3          | IX+Offset           | 0   | Accumulator Data              |
|                                | 1      | 4          | Op Code Address+2   | 1   | Next Op Code                  |
| ADDD                           | Ţ      | 1          | Op Code Address+1   | 1   | Offset                        |
| CPX LDD                        | 1      | 2          | FFFF                | 1   | Restart Address (LSB)         |
| LDS LDX                        | 5      | 3          | IX+Offset           | 1   | Operand Data (MSB)            |
| SUBD                           |        | 4          | IX+Offset+1         | 1   | Operand Data (LSB)            |
|                                |        | 5          | Op Code Address+2   | 1   | Next Op Code                  |
| STD STS                        | 1      | 1          | Op Code Address+1   | 1   | Offset                        |
| STX                            | 1      | 2          | FFFF                | 1   | Restart Address (LSB)         |
|                                | 5      | 3          | 1X+Offset           | 0   | Register Data (MSB)           |
|                                | 1      | 4          | IX+Offset+1         | 0   | Register Data (LSB)           |
|                                | 1      | 5          | Op Code Address+2   | 1   | Next Op Code                  |
| JŠŘ                            |        | 1          | Op Code Address+1   | 1   | Offset                        |
|                                | 1      | 2          | FFFF                | 1   | Restart Address (LSB)         |
|                                | 5      | 3          | Stack Pointer       | 0   | Return Address (LSB)          |
|                                | İ      | 4          | Stack Pointer 1     | 0   | Return Address (MSB)          |
|                                | 1      | 5          | IX+Offset           | 1   | First Subroutine Op Code      |
| ASL ASR                        |        | 1          | Op Code Address+1   | 1   | Offset                        |
| COM DEC                        |        | 2          | FFFF                | 1   | Restart Address (LSB)         |
| INC LSR                        | 6      | 3          | IX+Offset           | 1   | Operand Data                  |
| NEG ROL                        | 0      | 4          | FFFF                | 1   | Restart Address (LSB)         |
| ROR                            |        | 5          | IX+Offset           | 0   | New Operand Data              |
|                                | 1      | 6          | Op Code Address + 2 | 1   | Next Op Code                  |
| TIM                            |        | 1          | Op Code Address+1   | 1   | Immediate Data                |
|                                | 1      | 2          | Op Code Address+2   | 1   | Offset                        |
|                                | 5      | 3          | FFFF                | 1   | Restart Address (LSB)         |
|                                |        | 4          | IX+Offset           | 1   | Operand Data                  |
|                                | 1      | 5          | Op Code Address+3   | 1   | Next Op Code                  |
| CLR                            |        | 1          | Op Code Address+1   | 1   | Offset                        |
|                                |        | 2          | FFFF                | 1   | Restart Address (LSB)         |
|                                | 5      | 3          | IX+Offset           | 1   | Operand Data                  |
|                                |        | 4          | IX+Offset           | 0   | 00                            |
|                                |        | 5          | Op Code Address + 2 | 1   | Next Op Code                  |
| AIM EIM                        |        | 1-7        | Op Code Address+1   | 1   | Immediate Data                |
| OIM                            |        | 2          | Op Code Address + 2 | 1   | Offset                        |
|                                |        | 3          | FFFF                | 1   | Restart Address (LSB)         |
|                                | 7      | 4          | 1X+Offset           | l i | Operand Data                  |
|                                |        | 5          | FFFF                | 1 1 | Restart Address (LSB)         |
|                                |        | 6          | IX+Offset           | 0   | New Operand Data              |
|                                | - 1    | 7          | Op Code Address +3  | 1   | Next Op Code                  |



Table 12 Cycle by-Cycle Operation (Continued)

|       | ss Mode &<br>ructions | Cycles | Cycle<br># | Address Bus            | R/₩ | Data Bus                  |
|-------|-----------------------|--------|------------|------------------------|-----|---------------------------|
| XTEND |                       |        |            |                        |     |                           |
| JMP   |                       |        | 1          | Op Code Address+1      | 1   | Jump Address (MSB)        |
|       |                       | 3      | 2          | Op Code Address + 2    | 1   | Jump Address (LSB)        |
|       |                       |        | 3          | Jump Address           | 1   | Next Op Code              |
| ADC . | ADD TST               |        | 1          | Op Code Address + 1    | 1   | Address of Operand (MSB   |
| AND   | BIT .                 | 4      | 2          | Op Code Address + 2    | 1   | Address of Operand (LSB)  |
| CMP   | EOR                   | 4      | 3          | Address of Operand     | 1   | Operand Data              |
| LDA   | ORA                   |        | 4          | Op Code Address+3      | 1   | Next Op Code              |
| SBC   | SUB                   |        |            | ·                      |     | The op cour               |
| STA   | -                     |        | 1          | Op Code Address + 1    | 1   | Destination Address (MSB  |
|       |                       | 4      | 2          | Op Code Address+2      | 1   | Destination Address (LSB) |
|       |                       | 7      | 3          | Destination Address    | 10  | Accumulator Data          |
|       |                       |        | 4          | Op Code Address+3      | 1   | Next Op Code              |
| ADDD  |                       |        | 1          | Op Code Address + 1    | 1   | Address of Operand (MSB   |
| CPX   | LDD                   | ;      | 2          | Op Code Address + 2    | 1   | Address of Operand (LSB)  |
| LDS   | LDX                   | 5      | 3          | Address of Operand     | 1   | Operand Data (MSB)        |
| SUBD  |                       |        | 4          | Address of Operand + 1 | 1   | Operand Data (LSB)        |
|       |                       |        | 5          | Op Code Address + 3    | 1   | Next Op Code              |
| STD   | STS                   |        | 1          | Op Code Address + 1    | 1   | Destination Address (MSB  |
| STX   |                       | [      | 2          | Op Code Address + 2    | 1   | Destination Address (LSB) |
|       |                       | 5      | 3          | Destination Address    | 0   | Register Data (MSB)       |
|       |                       |        | 4          | Destination Address+1  | 0   | Register Data (LSB)       |
|       |                       |        | 5          | Op Code Address+3      | 1   | Next Op Code              |
| JSR   |                       |        | 1          | Op Code Address + 1    | 1   | Jump Address (MSB)        |
|       |                       |        | 2          | Op Code Address + 2    | 1   | Jump Address (LSB)        |
|       |                       | 6      | 3          | FFFF                   | 1   | Restart Address (LSB)     |
|       | i                     | 0      | 4          | Stack Pointer          | . 0 | Return Address (LSB)      |
|       | Ī                     |        | 5          | Stack Pointer - 1      | 0   | Return Address (MSB)      |
|       |                       |        | 6          | Jump Address           | 1 1 | First Subroutine Op Code  |
| ASL   | ASR                   |        | 1          | Op Code Address + 1    | 1   | Address of Operand (MSB)  |
| сом   | DEC                   | į      | 2          | Op Code Address + 2    | 1   | Address of Operand (LSB)  |
| INC   | LSR                   | 6      | 3          | Address of Operand     | 1   | Operand Data              |
| NEG   | ROL                   | •      | 4          | FFFF                   | 1 1 | Restart Address (LSB)     |
| ROR   | 1                     | 1      | 5 [        | Address of Operand     | 0   | New Operand Data          |
|       |                       |        | 6          | Op Code Address + 3    | 1 1 | Next Op Code              |
| CLR   |                       | -      | 1          | Op Code Address + 1    | 1   | Address of Operand (MSB)  |
|       | j                     | ł      | 2          | Op Code Address + 2    | 1 1 | Address of Operand (LSB)  |
|       | ł                     | 5      | 3          | Address of Operand     | 1 1 | Operand Data              |
|       | 1                     |        | 4          | Address of Operand     | 0   | 00                        |
|       |                       |        | 5          | Op Code Address + 3    | 1   | Next Op Code              |



Table 12 Cycle-by-Cycle Operation (Continued)

| Address Mode & | Cycles      | Cycle | Address Bus                           | R₩  | Data Bus                       |
|----------------|-------------|-------|---------------------------------------|-----|--------------------------------|
| Instructions   | 0,0.00      | #     | 7,007,000 500                         |     |                                |
| IMPLIED        |             |       |                                       |     |                                |
| ABA ABX        | <del></del> | 1     | Op Code Address + 1                   | 1 1 | Next Op Code                   |
| ASL ASLD       | Į.          | '     | Op Code Address 1 1                   |     | Hext Op Code                   |
| ASR CBA        | ļ           | İ .   |                                       |     |                                |
|                | 1           |       |                                       | İ   |                                |
| CLC CLI        | 1           | 1     |                                       |     |                                |
| CLR CLV        | 1           |       |                                       | i   |                                |
| COM DEC        | }           |       |                                       |     |                                |
| DES DEX        |             |       |                                       |     |                                |
| INC INS        |             |       |                                       |     |                                |
| INX LSR        | , 1         |       |                                       |     |                                |
| LSRD ROL       | -           |       |                                       |     |                                |
| ROR NOP        | 1           |       |                                       | 1   |                                |
| SBA SEC        | 1           | i     |                                       |     |                                |
| SE! SEV        | 1           |       |                                       |     |                                |
| TAB TAP        |             |       |                                       | İ   |                                |
| TBA TPA        | - 1         |       |                                       | 1   |                                |
| TST TSX        |             |       |                                       |     |                                |
| TXS            | ļ           | i i   |                                       |     |                                |
| DAA XGDX       | +           | 1     | Op Code Address + 1                   | 1   | Next Op Code                   |
| Drut AGDA      | 2           | 2     | FFFF                                  | 1   | Restart Address (LSB)          |
| PULA PULB      |             | 1     | Op Code Address + 1                   | 1   | Next On Code                   |
| TOLK TOLD      | 3           | 2     | FFFF -                                | 1   |                                |
|                | 3           | 3     |                                       | 1 1 | Restart Address (LSB)          |
| PSHA PSHB      | <del></del> | 1     | Stack Pointer + 1 Op Code Address + 1 |     | Data from Stack                |
| FORA FORD      | .           | 1 1   |                                       | 1   | Next Op Code                   |
|                | 4           | 2     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | 1           | 3     | Stack Pointer                         | 0   | Accumulator Data               |
|                |             | 4     | Op Code Address+1                     | 11  | Next Op Code                   |
| PULX           | 1           | 1     | Op Code Address + 1                   | 1   | Next Op Code                   |
|                | 4           | 2     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | -           | 3     | Stack Pointer + 1                     | 1   | Data from Stack (MSB)          |
|                | 1           | 4     | Stack Pointer +2                      | 1   | Data from Stack (LSB)          |
| PSHX           |             | 1     | Op Code Address + 1                   | 1   | Next Op Code                   |
|                | 1           | 2     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | 5           | 3     | Stack Pointer                         | 0   | Index Register (LSB)           |
|                | 1           | 4     | Stack Pointer - 1                     | 0   | Index Register (MSB)           |
|                | 1           | 5     | Op Code Address+1                     | 1   | Next Op Code                   |
| RTS            |             | 1     | Op Code Address+1                     | 1   | Next Op Code                   |
|                | 1           | 2     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | 5           | 3     | Stack Pointer + 1                     | 1   | Return Address (MSB)           |
|                | ,           | 4     | Stack Pointer + 2                     | 1   |                                |
|                |             | 5     |                                       | 1   | Return Address (LSB)           |
| MUL            |             | 5     | Return Address                        |     | First Op Code of Return Routin |
| WUL            |             | 1     | Op Code Address + 1                   | 1   | Next Op Code                   |
|                | 1           | 2     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | _           | 3     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | 7           | 4     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | 1           | 5     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | ļ           | 6     | FFFF                                  | 1   | Restart Address (LSB)          |
|                | 1           | 7     | FFFF                                  | 1 1 | Restart Address (LSB)          |



Table 12 Cycle-by-Cycle Operation (Continued)

| Address Mode &<br>Instructions | Cycles      | Cycle<br># | Address Bus            | R/₩   | Data Bus                        |
|--------------------------------|-------------|------------|------------------------|---|---------------------------------|
| IMPLIED                        |             |            |                        |   |                                 |
| WAI                            | 1           | 1          | Op Code Address+1      | 1   | Next Op Code                    |
|                                |             | 2          | FFFF                   | 1   | Restart Address (LSB)           |
|                                |             | 3          | Stack Pointer          | 10  | Return Address (LSB)            |
|                                | 1           | 4          | Stack Pointer - 1      | 0   | Return Address (MSB)            |
|                                | 9           | 5          | Stack Pointer - 2      | 0   | Index Register (LSB)            |
|                                | i           | 6          | Stack Pointer - 3      | 0   | Index Register (MSB)            |
|                                | ı           | 7          | Stack Pointer - 4      | 0   | Accumulator A                   |
|                                | 1           | 8          | Stack Pointer 5        | 0   | Accumulator B                   |
|                                | 1           | 9          | Stack Pointer - 6      | 0   | Conditional Code Register       |
| RTI                            | 1           | 1          | Op Code Address+1      | 1   | Next Op Code                    |
|                                | 1           | 2          | FFFF                   | 1   | Restart Address (LSB)           |
|                                | 1           | 3          | Stack Pointer +1       | 1   | Conditional Code Register       |
|                                |             | 4          | Stack Pointer + 2      | 1   | Accumulator B                   |
|                                | 10          | 5          | Stack Pointer+3        | 1   | Accumulator A                   |
|                                | 10          | - 6        | Stack Pointer +4       | 1   | Index Register (MSB)            |
|                                |             | 7          | Stack Pointer +5       | 1   | Index Register (LSB)            |
|                                |             | 8          | Stack Pointer +6       | 1   | Return Address (MSB)            |
|                                |             | 9          | Stack Pointer + 7      | 1 i   | Return Address (LSB)            |
|                                | 1           | 10         | Return Address         | 1   | First Op Code of Return Routine |
| SWI                            | <del></del> | 1          | Op Code Address+1      | <del>  i                                   </del> | Next Op Code                    |
| •                              | 1           | 2          | FFFF                   | ;   | Restart Address (LSB)           |
|                                |             | 3          | Stack Pointer          | 0   | Return Address (LSB)            |
|                                |             | 4          | Stack Pointer - 1      | 0   | Return Address (MSB)            |
|                                |             | 5          | Stack Pointer - 2      | 0   | Index Register (LSB)            |
|                                | 1           | 6          | Stack Pointer - 3      | ō   | Index Register (MSB)            |
|                                | 12          | 7          | Stack Pointer – 4      | ŏ   | Accumulator A                   |
|                                | 1           | 8          | Stack Pointer - 5      | ŏ   | Accumulator B                   |
|                                | 1           | 9          | Stack Pointer 6        | 0   | Conditional Code Register       |
|                                | 1           | 10         | Vector Address FFFA    | 1   | Address of SWI Routine (MSB)    |
|                                |             | 11         | Vector Address FFFB    | 1   | Address of SWI Routine (LSB)    |
|                                | 1           | 12         | Address of SWI Routine | 1   | First Op Code of SWI Routine    |
| ŠLP                            | 1           | 1          | Op Code Address + 1    | 1   | Next Op Code                    |
| -                              | 1           | 2          | FFFF                   | ;   | Restart Address (LSB)           |
|                                | 1           | ΙŦ         | FFFF                   | '   | High Impedance-Non MPX Mod      |
|                                | į.          |            | 'i'                    |   | Address Bus -MPX Mode           |
|                                | 4           | Sleep      |                        |   | Address Dos -INFA MODE          |
|                                | }           |            |                        |   |                                 |
|                                | 1           | 3          | FFFF                   |   | Restart Address (LSB)           |
|                                |             | 4          | Op Code Address+1      |   | • •                             |
|                                |             | 1 4        | Op Code Address + 1    | i   | Next Op Code                    |



Table 12 Cycle-by-Cycle Operation (Continued)

| Address Mode & Cycles                  |  | Cycles | Cycle<br># | Address Bus   |             | Data Bus   |  |
|--|--|--------|------------|---|-------------|--|--|
| RELATI                                 | /E                                     |        |            |   |             |  |  |
| BCC<br>BEQ<br>BGT<br>BLE<br>BLT<br>BNE | BCS<br>BGE<br>BHI<br>BLS<br>BMT<br>BPL | 3      | 3          | Op Code Address + 1 FFFF  Branch Address Test="1"  Op Code Address + 1 Test="0" | 1<br>1<br>1 | Branch Offset Restart Address (LSB) First Op Code of Branch Routine Next Op Code |  |
| BRA<br>BVC<br>BSR                      | BRN<br>BVS                             | ļ      | 1          | Op Code Address + 1   | 1           | Offset   |  |
|  |  |        | 2          | FFFF  | 1           | Restart Address (LSB)  |  |
|  |  | 5      | 3          | Stack Pointer   | 0           | Return Address (LSB)   |  |
|  |  | 1      | 4          | Stack Pointer – 1   | 0           | Return Address (MSB)   |  |
|  |  | 1      | 5          | Branch Address  | 1           | First Op Code of Subroutine  |  |

#### = LOW POWER CONSUMPTION MODE

The HD6303R has two low power consumption modes; sleep and standby mode.

#### Sleep Mode

On execution of SLP instruction, the MPU is brought to the sleep mode. In the sleep mode, the CPU stops its operation, but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MPU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the

This sleep mode is available to reduce an average power consumption in the applications of the HD6303R which may not be always running.

• Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD6303R become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6303R.

In the standby mode, if the HD6303R is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the CPU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the standby bit, and then goes into the standby mode. If the standby bit keeps set on reset start, it means that the power has been kept during stand-by mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 21.




Figure 21 Standby Mode Timing

🕲 HITACHI

#### . ERROR PROCESSING

When the HD6303R fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

#### Op-Code Error

Fetching an undefined op-code, the HD6303R will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (SFFEE, SFFEF), that has a second highest priority (RES is the highest).

#### Address Error

When an instruction is fetched from other than a resident RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error can not be detected.

The address which cause address error are shown in Table

13.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Figure 22.
Figures 23, 24 show a system configuration.
The system flow chart of HD6303R is shown in Figure 25.

Table 13 Address Error

| Address Error   |  |
|-----------------|--|
| \$0000 ~ \$001F |  |




Figure 23 HD6303R MPU Multiplexed Mode




Figure 22 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset




Figure 24 HD6303R MPU Non-Multiplexed Mode




Figure 25 HD6303R System Flow Chart

**OHITACHI** 

87

# ■ PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT As shown in Fig. 26, there is a case that the cross talk dis-

turbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C<sub>L</sub> must be put as near the HD6303R as




Figure 26 Precaution to the boad design of oscillation circuit




Fig. 27 Example of Oscillation Circuits in Board Design

# PIN CONDITIONS AT SLEEP AND STANDBY STATE

#### Sleep State

The conditions of power supply pins, clock pins, input pins and E clock pin are the same as those of operation. Refer to Table 14 for the other pin conditions.

## Standby State

Only power supply pins and STBY are active. As for the clock pin EXTAL, its input is fixed internally so the MPU is not influenced by the pin conditions. XTAL is in "1" output. All the other pins are in high impedance.

Table 14 Pin Condition in Sleep State

| Pin       | Mode      | Non Multiplexed Mode                           | Multiplexed Mode  |  |  |
|-----------|-----------|--|---|--|--|
| P20 ~ P34 | Function  | I/O Port                                       | I/O Port  |  |  |
| F 20 F 24 | Condition | Keep the condition just before sleep           | -   |  |  |
| Ao/P10 ~  | Function  | Address Bus (A <sub>0</sub> ~A <sub>7</sub> )  | I/O Port  |  |  |
| A7/P17    | Condition | Output "1"                                     | Keep the condition just before sleep                          |  |  |
| A8 ~ A15  | Function  | Address Bus (A <sub>8</sub> ~A <sub>15</sub> ) | Address Bus (A <sub>8</sub> ~A <sub>15</sub> )                |  |  |
| A. A.     | Condition | Output "1"                                     |   |  |  |
| Do/Ao ~   | Function  | Data Bus (D <sub>0</sub> ~ D <sub>7</sub> )    | Ē: Address Bus (A <sub>0</sub> ∼A <sub>7</sub> ), E: Data Bus |  |  |
| D7/A7     | Condition | High Impedance                                 | E: Output "1", E: High Impedance                              |  |  |
| B/W       | Function  | R/W Signal                                     | R/W Signal  |  |  |
| n/w       | Condition | Output "1"                                     |   |  |  |
| AS        |           |  | Output AS   |  |  |

Table 15 Pin Condition during RESET

| Mode                 | Non-Multiplexed Mode             | Multiplexed Mode                     |  |  |
|----------------------|----------------------------------|--------------------------------------|--|--|
| $P_{20} \sim P_{24}$ | High Impedance                   | 4                                    |  |  |
| Ao/P10 ~ A7/P17      | High Impedance                   | 4                                    |  |  |
| As ~ Ais             | High Impedance                   |                                      |  |  |
| Do/Ao ~ D7/A7        | High Impedance                   | E : "1" Output<br>E : High Impedance |  |  |
| R/W                  | "1" Output                       | 4                                    |  |  |
| AS                   | E : "1" Output<br>E : "0" Output | -                                    |  |  |

(Note) In the multiplexed mode, the data bus is set to "1" output state during E = "1" and it causes the conflict with the output of external memory. Following 1 and 2 should be done to avoid the conflict;
(1) Construct the system that disables the external memory during reset.
(2) Add 4.7 kΩ pull-down resistance to the AS pin to make AS pin "0" level during E ≈ "1". This operation makes the data bus high impedance state.

#### ■ DIFFERENCE BETWEEN HD6303 AND HD6303R

The HD6303R is an upgraded version of the HD6303. The difference between HD6303 and HD6303R is shown in Table


Table 16 Difference between HD6303 and HD6303R

| Item                               | HD6303   | HD6303R  |
|------------------------------------|--|--|
| Operating<br>Mode                  | Mode 2: Not defined  | Mode 2: Multiplexed<br>Mode<br>(Equivalent to Mode 4)              |
| Electrical<br>Character-<br>istics | The electrical character-<br>istics of 2MHz version<br>(B version) are not spec-<br>ified. | Some characteristics are improved. The 2MHz version is guaranteed. |
| Timer                              | Has problem in output compare function. (Can be avoided by software.)                      | The problem is solved.   |

■ RECEIVE MARGIN OF THE SCI Receive margin of the SCI contained in the HD6303R is shown in Table 17.

Note: SCI = Serial Communication Interface

|         | ( abic ; )                                |  |
|---------|---|--|
|         | Bit distortion<br>tolerance<br>(t-to) /to | Character<br>distortion tolerance<br>(TTo) /To |
| HD6303R | ±37.5%                                    | +3.75%<br>-2.5%                                |



#### APPLICATION NOTE FOR HIGH SPEED SYSTEM DESIGN USING THE HD6303R

This note describes the solutions of the potential problem caused by noise generation in the system using the HD6303R.

The CMOS ICs and LSIs featured by low power consumption

and high noise immunity are generally considered to be enough with simply designed power source and the GND line.

But this does not apply to the applications configured of high speed system or of high speed parts. Such high speed system may have a chance to work incorrectly because of the noise



by the transient current generated during switching. One of example is a system in which the HD6303R directly accesses high speed memory such as the HM6264. The noise generation owing to the over current (Sometimes it may be several hundreds mA for peak level.) during switching may cause data write error.

This noise problem may be observed only at the Expanded Mode (Mode 1, 2, 4, 5 and 6) of the HD6303R.

Assuming the HD6303R is used as CPU in a system.

I. Noise Occurrence

If the HD6303R is connected to high speed RAM, a write error may occur. As shown in Fig. 28, the noise is generated in address bus during write cycle and data is written into an unexpected address from the HD6303R. This phenomenon causes random failures in systems whose data bus load capacitance exceeds the specification value (90 pF max.) and/or the impedance of the GND line is high.





Fig. 28 Noise Occurrence in address bus during write cycle

If the data bus Do ~ Do changes from "FF" to "00", extremely large transient current flows through the GND line. Then the noise is generated on the LSI's V<sub>88</sub> pins proportioning to the transient current and to the impedance [Zg] of the GND

> HD6303R Fig. 29 Noise Source

This noise level,  $V_n$ , appears on all output pins on the LSI including the address bus.

Fig. 30 shows the dependency of the noise voltage on the each parameter.



Vn: Noise Voltage Zg: GND Impedance Cd: Data bus load capacitance N: Number of data bus lines switching from H to L

Fig. 30 Dependency of the noise voltage on each parameter


## II. Noise Protection

To avoid the noise on the address bus during the system operation mentioned before, there are two solutions as follows:

The one method is to isolate the HD6303R from peripheral devices so that peripherals are not affected by the noise. The other is to reduce noise level to the extent of not affecting peripherals using analog method.

#### 1. Noise Isolation

Addresses should be latched at the negative edge of the AS signal or at the positive edge of the E signal. The 74LS373 is often used in this case.



#### 2. Noise Reduction

As the noise level depends on each parameter such Cd, V<sub>CC</sub>, Zg, the noise level can be reduced to the allowable level by controlling those analog parameters.

(a) Transient Current Reduction

characteristics.

- (1) Reduce the data bus load capacitance, If large load capacitance is expected, a bus buffer should be inserted.

  (2) Lower the power supply voltage V<sub>CC</sub> within specifi-
- cation.
- (3) Increase a time constant at transient state by inserting a resistor (100 ~ 200Ω) to Data Buses in series to keep noise level down.
  Table 18 shows the relationship between a series resistor and noise level or a resistor and DC/AC




Table 18.

| tem                        |                     | Resistor          | No        | 100Ω        | 200Ω   |  |  |
|----------------------------|---------------------|-------------------|-----------|-------------|--------|--|--|
|                            | Noise Voltage Level |                   |           | See Fig. 31 |        |  |  |
| DC Character               | istics              | OL                | 1.6 mA    | 1.6 mA      | 1.0 mA |  |  |
| AC<br>Charac-<br>teristics | f = 1 MHz           |                   | No change |             |        |  |  |
|                            |                     | t <sub>ADL</sub>  | 190 ns    | 190 ns      | 210 пз |  |  |
|                            | f = 1.5 MHz         | <sup>†</sup> ACCM | 395 ns    | 395 ns      | 375 ns |  |  |
|                            | f = 2 MHz           | <sup>t</sup> ADL  | 160 ns    | 180 ns      | 200 ns |  |  |
|                            |                     | t <sub>ASL</sub>  | 20 ns     | 20 ns       | 0 ns   |  |  |
|                            |                     | <sup>t</sup> ACCM | 270 ns    | 250 ns      | 230 ns |  |  |

Fig. 31 shows an example of the dependency of the noise voltage on the load capacitance of the data bus.\*

\*Note: (The value of series resistor should be carefully selected because it heavily depends on each parameter of actual application system.)




Fig. 32 shows the typical wave form of the noise.




Fig. 31

## HD6303R,HD63A03R,HD63B03R-

- (b) Reduction of GND line impedance
  (1) Widen the GND line width on the PC board.
  (2) Place the HD6303R close by power source.
- (3) Insert a bypass capacitor between the  $V_{CC}$  line and the GND of the HD6303R. A tantalum capacitor (about  $0.1\mu F$ ) is effective on the reduction.




Fig. 33 Layout of the HD6303R on the PC board

# HD6303X,HD63A03X, HD63B03X CMOS MPU (Micro Processing Unit)

The HD6303X is a CMOS 8-bit micro processing unit (MPU) which includes a CPU compatible with the HD6301VI, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.


#### **FEATURES**

- Instruction Set Compatible with the HD6301V1
  192 Bytes of RAM
- 24 Parallel I/O Pins 16 I/O Pins-Port 2, 6 8 Input Pins-Port 5
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer Input Capture Register x 1 Free Running Counter x 1
- Output Compare Register x 2
- 8-Bit Reloadable Timer
- External Event Counter Square Wave Generation
- Serial Communication Interface
- Memory Ready
- Hait
- Error-Detection (Address Trap, Op-Code Trap)


- Interrupts . . . 3 External, 7 Internal Up to 65k Bytes Address Space Low Power Dissipation Mode Sleep Mode
- Standby Mode
  Minimum Instruction Execution Time -0.5µs (f = 2.0 MHz)

Wide Range of Operation  $V_{CC} = 3 \sim 6V$  (f = 0.1  $\sim 0.5$  MHz).

 $V_{CC} = 5.0 \pm 10\%$   $\begin{cases} f = 0.1 \sim 1.0 \text{ MHz; HD6303X} \\ f = 0.1 \sim 1.5 \text{ MHz; HD63A03X} \\ f = 0.1 \sim 2.0 \text{ MHz; HD63B03X} \end{cases}$ 




- PW ARRANGEMENT
- HD6303XP, HD63A03XP, HD63B03XP HD6303XF, HD63A03XF, HD63B03XF



MITACH!

93

#### ■ BLOCK DIAGRAM



**OHITACHI** 

#### ■ ABSOLUTE MAXIMUM RATINGS

| ltem                  | Symbol           | Value                       | Unit |
|-----------------------|------------------|-----------------------------|------|
| Supply Voltage        | V <sub>cc</sub>  | -0.3 ~ +7.0                 | V    |
| Input Voltage         | Vin              | -0.3 ~ V <sub>CC</sub> +0.3 |      |
| Operating Temperature | Topr             | 0~+70                       | °c   |
| Storage Temperature   | T <sub>etu</sub> | -55 ~ +150                  | °c   |

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field.

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V<sub>in</sub>, V<sub>out</sub>: V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>.

#### ■ ELECTRICAL CHARACTERISTICS

#### DC CHARACTERISTICS (V<sub>CC</sub> = 5.0V±10%, V<sub>SS</sub> = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

| ltem                                       |  | Symbol           | Test Condition                                | min                  | typ  | max                     | Unit |
|--|--|------------------|---|----------------------|------|-------------------------|------|
|  | RES, STBY  |                  |   | V <sub>CC</sub> -0.5 | _    |                         |      |
| Input "High" Voltage                       | EXTAL  | V <sub>IH</sub>  |   | V <sub>cc</sub> x0.7 | -    | V <sub>CC</sub><br>+0.3 | v    |
|  | Other Inputs   |                  |   | 2.0                  | -    | +0.3                    | Ĺ    |
| Input "Low" Voltage                        | All Inputs   | ViL              |   | -0.3                 | l –  | 8,0                     | ٧    |
| Input Leakage Current                      | NMI, RES, STBY,<br>MP <sub>0</sub> , MP <sub>1</sub> , Port 5                                  | I <sub>in</sub>  | V <sub>in</sub> = 0.5~V <sub>CC</sub> -0.5V   | -                    | _    | 1.0                     | μА   |
| Three State (off-state)<br>Leakage Current | A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , ĀĎ,<br>WR,R/W,Port 2,Port 6 | <sub>TSI</sub>   | V <sub>in</sub> = 0.5 ~ V <sub>cc</sub> -0.5V | -                    | -    | 1,0                     | μΑ   |
| Output "High" Voltage                      | All Outputs  | V <sub>OH</sub>  | I <sub>OH</sub> = -200μA                      | 2,4                  | _    | <b></b>                 | ٧    |
| Output riigii voitage                      |  |                  | I <sub>OH</sub> = -10μA                       | V <sub>CC</sub> -0.7 |      |                         | ٧    |
| Output "Low" Voltage                       | All Outputs  | VoL              | I <sub>OL</sub> ≈ 1.6mA                       | _                    | _    | 0.4                     | V    |
| Darlington Drive<br>Current                | Ports 2, 6   | -I <sub>OH</sub> | Vout = 1.5V                                   | 1.0                  | _    | 10.0                    | mA   |
| Input Capacitance                          | All Inputs   | Cin              | V <sub>in</sub> = 0V, f = 1MHz,<br>Ta = 25°C  | _                    | _    | 12.5                    | рF   |
| Standby Current                            | Non Operation  | I <sub>STB</sub> |   | _                    | 3.0  | 15.0                    | μΑ   |
|  |  | SLP              | Sleeping (f = 1MHz**)                         |                      | 1.5  | 3.0                     | mA   |
|  |  |                  | Sleeping (f = 1.5MHz**)                       | _                    | 2.3  | 4.5                     | mA   |
| Current Dissipation*                       |  |                  | Sleeping (f = 2MHz**)                         | _                    | 3.0  | 6.0                     | mA   |
| Current Dissipation                        | -  |                  | Operating (f = 1MHz**)                        | _                    | 7.0  | 10.0                    | mA   |
|  |  | lec              | Operating (f = 1.5MHz**)                      | _                    | 10.5 | 15.0                    | mA   |
|  |  |                  | Operating (f = 2MHz**)                        | -                    | 14.0 | 20.0                    | mA   |
| RAM Standby Voltage                        |  | V <sub>BAM</sub> |   | 2.0                  | _    | -                       | V    |

 $<sup>^{\</sup>bullet}V_{IH}$  min =  $V_{CC}$  -1.0V,  $V_{IL}$  max = 0.8V , All output terminals are at no load.

typ. value  $\{f = x \text{ MHz}\} = \text{typ. value } \{f = 1 \text{MHz}\} \times x$ max. value  $\{f = x \text{ MHz}\} = \text{max. value } \{f = 1 \text{MHz}\} \times x$ 

(both the sleeping and operating)



<sup>\*\*</sup>Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula;

# • AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V±10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0~+70°C, unless otherwise noted.)

# BUS TIMING

| İtem                     |            | Symbol           | Test              | H   | D63032 | <   | HI    | 063A03 | 3X  | Н   | D63B0    | 3X       | Unit            |
|--------------------------|------------|------------------|-------------------|-----|--------|-----|-------|--------|-----|-----|----------|----------|-----------------|
| 1 certi                  |            | Эупірої          | Condition         | min | tγp    | max | min   | typ    | max | min | typ      | max      | Unit            |
| Cycle Time               |            | t <sub>cyc</sub> |                   | 1   | -      | 10  | 0.666 | _      | 10  | 0.5 | -        | 10       | μς              |
| Enable Rise Time         |            | t <sub>Er</sub>  |                   | _   | _      | 25  | -     | _      | 25  | -   | _        | 25       | ns              |
| Enable Fall Time         |            | ter              |                   | _   | _      | 25  | -     |        | 25  | -   | _        | 25       | ns              |
| Enable Pulse Width "Hi   | gh" Level* | PWEH             |                   | 450 | _      |     | 300   | _      | -   | 220 |          |          | ns              |
| Enable Pulse Width "Lo   | w" Level*  | PWEL             |                   | 450 | _      | _   | 300   | _      | -   | 220 | -        | -        | ns              |
| Address, R/W Delay Tir   | ne*        | t <sub>AD</sub>  |                   | _   | -      | 250 |       |        | 190 | -   | -        | 160      | ns              |
| Data Delay Time          | Write      | toow             |                   | _   | _      | 200 | -     | -      | 160 | _   | _        | 120      | กร              |
| Data Set-up Time         | Read       | tosa             | Fig. 1            | 80  | _      | -   | 70    | _      | -   | 70  | -        |          | ns              |
| Address, R/W Hold Tim    | e*         | t <sub>AH</sub>  | Fig. 1            | 80  | -      | _   | 50    | _      | _   | 35  | _        | <b>–</b> | ns              |
| Data Hold Time           | Write*     | t <sub>HW</sub>  |                   | 80  | -      | -   | 50    |        |     | 40  | _        | -        | п\$             |
| Data Unio 11116          | Read       | tHR              |                   | 0   | -      |     | 0     | _      | _   | 0   | -        | _        | ns              |
| RD, WR Pulse Width*      |            | PWRW             |                   | 450 | -      | -   | 300   | -      | _   | 220 | -        | -        | ns              |
| RD, WR Delay Time        |            | t <sub>RWD</sub> |                   | _   | _      | 40  | _     | _      | 40  | _   | -        | 40       | ns              |
| RD, WR Hold Time         |            | tHRW             |                   | -   | _      | 30  | -     | -      | 30  | _   | <b>-</b> | 25       | ns              |
| LIR Delay Time           |            | toLR             |                   |     | _      | 200 |       | -      | 160 |     | _        | 120      | ns              |
| LIR Hold Time            |            | tHLR             |                   | 10  | _      | -   | 10    | _      | _   | 10  | -        | _        | ns              |
| MR Set-up Time*          |            | tsma             |                   | 400 | -      | _   | 280   | _      | _   | 230 | _        | _        | ns              |
| MR Hold Time             |            | t <sub>HMR</sub> | Fig. 2            | _   | -      | 90  | -     | _      | 40  | _   | _        | 0        | ns              |
| E Clock Pulse Width at   | MR         | PWEMR            |                   | _   | _      | 9   | _     | _      | 9   | _   | _        | 9        | μs              |
| Processor Control Set-u  | p Time     | t <sub>PCS</sub> | Fig. 3,<br>10, 11 | 200 | -      | -   | 200   | -      | -   | 200 | _        | -        | ns              |
| Processor Control Rise   | Time       | tpcr             |                   | _   | _      | 100 | _     |        | 100 | _   | _        | 100      | ns              |
| Processor Control Fall   | Time       | tpcf             | Fig. 2, 3         |     | _      | 100 | -     | _      | 100 | -   | -        | 100      | ns              |
| BA Delay Time            |            | t <sub>BA</sub>  | Fig. 3            | _   | _      | 250 | -     | _      | 190 | _   | _        | 160      | ns              |
| Oscillator Stabilization | Time       | tac              | Fig. 11           | 20  | _      | _   | 20    |        | -   | 20  | _        | -        | ms              |
| Reset Pulse Width        |            | PWRST            |                   | 3   | -      |     | 3     | _      |     | 3   | -        | _        | t <sub>cy</sub> |

These timings change in approximate proportion to t<sub>CyC</sub>. The figures in this characteristics represent those when t<sub>CyC</sub> is minimum (= in the highest speed operation).

# PERIPHERAL PORT TIMING

| lte  | ım       |           | Symbol            | Test      | Н   | D6303 | X   | HI  | D63A03 | 3X  | н   | D63B0: | 3X  | Unit |
|--|----------|-----------|-------------------|-----------|-----|-------|-----|-----|--------|-----|-----|--------|-----|------|
|  | ,        |           | - Cymisor         | Condition | min | typ   | max | min | typ    | max | min | typ    | max | Onn  |
| Peripheral Data<br>Set-up Time                             | Ports 2  | , 5, 6    | t <sub>PDSU</sub> | Fig. 5    | 200 | -     | -   | 200 | -      | -   | 200 | -      | _   | ns   |
| Peripheral Data<br>Hold Time                               | Ports 2, | , 5, 6    | t <sub>PDH</sub>  | Fig. 5    | 200 | -     |     | 200 | -      | -   | 200 | -      | _   | ns   |
| Delay Time (Enal<br>Negative Transiti<br>Peripheral Data V | on to P  | orts 2, 6 | <b>t</b> pwo      | Fig. 6    | -   | -     | 300 | _   | -      | 300 | _   | -      | 300 | ns   |

TIMER, SCI TIMING

|                                 |                                 |                    | Test      | H   | D6303 | Х   | H   | D63A03 | 3X             | H   | 0 <b>63</b> B03 | X   | f buda            |
|---------------------------------|---------------------------------|--------------------|-----------|-----|-------|-----|-----|--------|----------------|-----|-----------------|-----|-------------------|
| <b>\$1</b>                      | tem                             | Symbol             | Condition | min | typ   | max | min | typ    | max            | min | typ             | max | Unit              |
| Timer 1 Input                   | t Pulse Width                   | t <sub>PWT</sub>   | Fig. 8    | 2.0 |       | _   | 2.0 |        | -              | 2.0 | -               | -   | toyo              |
|                                 | nable Positive<br>Timer Output) | t <sub>TOD</sub>   | Fig. 7    | -   | 1     | 400 | -   | -      | 400            | -   | -               | 400 | ns                |
| SCI Input                       | Async. Mode                     |                    | Fig. 8    | 1.0 | _     | _   | 1.0 | -      | _              | 1.0 | _               |     | t <sub>cyc</sub>  |
| Clock Cycle                     | Clock Sync.                     | <sup>t</sup> Scyc  | Fig. 4, 8 | 2.0 |       | _   | 2.0 | -      | _              | 2.0 | -               | -   | t <sub>cyc</sub>  |
| SCI Transmit<br>Time (Clock S   |                                 | t <sub>TXD</sub>   |           | -   | -     | 200 | -   | -      | 200            |     | -               | 200 | ns                |
| SCI Receive D                   |                                 | tsax               | Fig. 4    | 290 | -     | -   | 290 | -      | -              | 290 | -               | -   | пs                |
| SCI Receive D<br>(Clock Sync. i | oata Hold Time<br>Mode)         | t <sub>HRX</sub>   |           | 100 | -     | -   | 100 | -      |                | 100 | -               | -   | ns                |
| SCI Input Clo                   | ock Pulse Width                 | t <sub>PWSCK</sub> |           | 0.4 | -     | 0.6 | 0.4 |        | 0.6            | 0.4 | -               | 0.6 | t <sub>Scyc</sub> |
| Timer 2 Input                   | t Clock Cycle                   | t <sub>tcyc</sub>  | 1         | 2.0 | -     | -   | 2.0 | -      | <del>  -</del> | 2.0 | -               | -   | t <sub>cyc</sub>  |
| Timer 2 Input<br>Width          | t Clock Pulse                   | <sup>‡</sup> PWTCK | Fig. 8    | 200 | -     | -   | 200 | -      | -              | 200 | -               | _   | ns                |
| Timer 1-2, SC<br>Rise Time      | CI Input Clock                  | t <sub>CKr</sub>   |           | _   | -     | 100 | -   |        | 100            | -   | -               | 100 | ns                |
| Timer 1-2, SO<br>Fall Time      | CI Input Clock                  | t <sub>CKf</sub>   |           | -   |       | 100 | -   | _      | 100            | _   | _               | 100 | ns                |






Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing

**@**HITACHI





Figure 3 HALT and BA Timing



2.0V is high level when clock input.
 2.4V is high level when clock output.

Figure 4 SCI Clocked Synchronous Timing






Figure 5 Port Data Set-up and Hold Times (MPU Read)

Figure 6 Port Data Delay Times (MPU Write)

# HD6303X,HD63A03X,HD63B03X-





(a) Timer 1 Output Timing

(b) Timer 2 Output Timing

Figure 7 Timer Output Timing





Figure 8 Timer 1-2, SCI Input Clock Timing



C =90pF for  $D_0 \sim D_7$ ,  $A_0 \sim A_{1.5}$ , E =30pF for Port 2, Port 6,  $\overrightarrow{RD}$ ,  $\overrightarrow{WR}$ ,  $R/\overrightarrow{W}$ , BA,  $\overrightarrow{LIR}$  R=12k $\Omega$ 

Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence

**OHITACHI** 

100




Figure 11 Reset Timing

# FUNCTIONAL PIN DESCRIPTION

 $\mbox{V}_{CC}$  ,  $\mbox{V}_{SS}$  provide power to the MPU with 5V±10% support to the MPU wi ply. In the case of low speed operation (fmax = 500kHz), the MPU can operate with three through six volts. Two VSS pins should be tied to ground.

#### XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

# AT Cut Parallel Resonant Crystal Oscillator




Figure 12 Crystal Interface

EXTAL pin can be drived by the external clock of 45 to 55% duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should be less than four times of the maximum operable frequency. When using the external clock, XTAL pin should be open. Fig. 12 shows an example of the crystal interface. The crystal and CL1, CL2 should be mounted as close as possible to XTAL

and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

#### Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must

be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset,

so their contents are unknown in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- (1) Latch the value of the mode program pins; MP<sub>0</sub> and MP<sub>1</sub>.
  (2) Initialize each internal register (Refer to Table 3).
  (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ<sub>1</sub>, IRQ<sub>2</sub> and IRQ<sub>3</sub>, this bit should hadroned includes. be cleared in advance.
- Put the contents (= start address) of the last two addresses (SFFFE, SFFFF) into the program counter and start the program from this address. (Refer to Table 1).

  \*The MPU is usable to accept a reset input until the clock

becomes normal oscillation after power on (max. 20ms). During this transient time, the MPU and I/O pins are undefined. Please be aware of this for system designing.

#### Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

# Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at NMI signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the NMI, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) After reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge should be input to NMI pin.

### • Interrupt Request (IRQ, IRQ2)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins, IRQ1 and IRQ2,

The CPU uses the external interrupt pins,  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$ , also as port pins  $P_{50}$  and  $P_{51}$ , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ<sub>3</sub>). IRQ<sub>3</sub> functions just the same as  $\overline{IRQ_1}$  or  $\overline{IRQ_2}$  except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Table 1 Interrupt Vector Memory Map

| Priority | Vec  | ctor | 1-1                               |
|----------|------|------|-----------------------------------|
| rionly   | MSB  | LSB  | Interrupt                         |
| Highest  | FFFE | FFFF | RES                               |
| <b>†</b> | FFEE | FFEF | TRAP                              |
|          | FFFC | FFFD | NMI .                             |
| İ        | FFFA | FFFB | SWI (Software Interrupt)          |
| - 1      | FFF8 | FFF9 | ĪRQ,                              |
|          | FFF6 | FFF7 | ICI (Timer 1 Input Capture)       |
|          | FFF4 | FFF5 | OCI (Timer 1 Output Compare 1, 2) |
|          | FFF2 | FFF3 | TOI (Timer 1 Overflow)            |
|          | FFEC | FFED | CMI (Timer 2 Counter Match)       |
| 1        | FFEA | FFEB | ĪRQ <sub>2</sub>                  |
| Lowest   | FFF0 | FFF1 | SIO (RDRF+ORFE+TDRE)              |




Figure 13 Interrupt Circuit Block Diagram

 Mode Program (MP<sub>0</sub>, MP<sub>1</sub>)
 To operate MPU, MP<sub>0</sub> pin should be connected to "High" level and MP<sub>1</sub> should be connected to "Low" level (refer to Fig. 15).

#### Read/Write (R/W)

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

# RD, WR

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

# Load Instruction Register (LIR)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

# · Memory Ready (MR; Ps2)

• Memory Ready (MR; Ps; 1)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal is in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (see Fig. 2). Up to 9 µs can be stretched.

During internal address space access or nonvalid memory

access. MR is prohibited internally to prevent decrease of openation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as P<sub>52</sub>, an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

# • Halt (HALT; Ps3)

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA  $(P_{74})$  "High" and also an address bus, data bus,  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$  high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled.

(Note) Please don't switch the HALT signal to "Low the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.

### Bus Available (BA)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303X doesn't make BA "High" under the same condition. But if the HALT becomes "Low" when the CPU is in the interrupt wait state after having executed the WAI, the CPU makes BA "High" and releases the buses. And when the HALT becomes "High", the CPU returns to the interrupt wait state.




The HD6303X provides three 1/O ports. Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.


Table 2 Port and Data Direction Register Address

| Port   | Port Address | Data Direction Register |
|--------|--------------|-------------------------|
| Port 2 | \$0003       | \$0001                  |
| Port 5 | \$0015       | _                       |
| Port 6 | \$0017       | \$0016                  |

#### Port 2

An 8-bit input/output port. The data direction register (DDR) of port 2 controls the I/O state. It provides two bits; bit 0 decides the I/O direction of  $P_{20}$  and bit 1 the I/O direction of  $P_{21}$  to  $P_{27}$  ("0" for input, "1" for output).





Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except P20 automatically becomes an input or an output depending on their functions regardless of the data direction register's value.

Port 2 Data Direction Register

| -7 | 8 | 5 | 4. | 3 | 2 | _1           | 0        | _      |
|----|---|---|----|---|---|--------------|----------|--------|
| _  | - | - | -  | _ | - | DDR<br>1 ~ 7 | DDR<br>O | \$0001 |

A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF capacitance. In addition, it can produce 1mA current when  $V_{out}$  = 1.5V to drive directly the base of Darlington transistors.




Figure 14 Port Block Diagram

#### Port 5

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and HALT.

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF capacitance. A reset clears the DDR of port 6. In addition, it can produce 1mA current when  $V_{out} = 1.5V$  to drive directly the base of Darlington transistors.

- BU\$
- D<sub>0</sub>~D<sub>7</sub>

These pins are data bus and can drive one TTL load and 90pF capacitance respectively.

•  $A_0 \sim A_{15}$ These pins are address bus and can drive one TTL load and 90pF capacitance respectively.

# ■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip

# RAM and port 5.

RAM/Port 5 Control Register

| 7    | 6    | 5 | 4 | 3    | 2   | 11   | 0    | _      |
|------|------|---|---|------|-----|------|------|--------|
| STBY | RAME |   |   | HLTE | MRE | IRQ; | IRQ: | \$0014 |

# Bit 0, Bit 1 IRQ1, IRQ2 Enable Bit (IRQ1E, IRQ2E)

When using P<sub>50</sub> and P<sub>51</sub> as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

# Bit 2 Memory Ready Enable Bit (MRE)

When using P<sub>52</sub> as an input for Memory Ready signal, write "1" in this bit. When "0", the memory ready function is prohibited and P<sub>52</sub> can be used as I/O port. This bit becomes "1" during reset.

# Bit 3 Halt Enable bit (HLTE)

When using P53 as an input for Halt signal, write "1" in this

104



bit. When "0", the halt function is prohibited and P<sub>53</sub> can be used as I/O port. This bit becomes "1" during reset.
(Note) When using P<sub>52</sub> and P<sub>53</sub> as the input ports in mode 1 and 2, MRE and HLTE bit should be cleared just after

Notice that memory ready and halt function is enable till MRE and HLTE bit is cleared.

### Bit 4, Bit 5 Not Used.

Bit 6 RAM Enable (RAME)
On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. This bit can be written "1" or "0" by software. When RAM is in disable condition (= logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

Bit 7 Standby Power Bit (STBY PWR) When  $V_{\rm CC}$  is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V<sub>CC</sub> voltage is provided during standby mode and the on-chip RAM data is valid.




Figure 15 Operation Mode

# . MEMORY MAP

The MPU can address up to 65k bytes. Fig. 16 gives memory map of HD6303X. 32 internal registers use addresses from "00" as shown in Table 3.

Table 3 Internal Register

| Address | Registers                          | R/W*** | Initialize at RESET |
|---------|------------------------------------|--------|---------------------|
| 00      | _                                  |        | _                   |
| 01      | Port 2 Data Direction Register     | W      | \$FC                |
| 02*     | -                                  | -      | -                   |
| 03      | Port 2                             | R/W    | Undefined           |
| 04*     | -                                  | -      | -                   |
| 05      | _                                  |        |                     |
| 06*     | _                                  |        | _                   |
| 07*     | _                                  | _      |                     |
| 08      | Timer Control/Status Register 1    | R/W    | \$00                |
| 09      | Free Running Counter ("High")      | R/W    | \$00                |
| 0A      | Free Running Counter ("Low")       | R/W    | \$00                |
| 0B      | Output Compare Register 1 ("High") | R/W    | \$FF                |
| 0C      | Output Compare Register 1 ("Low")  | R/W    | \$FF                |
| 0D      | Input Capture Register ("High")    | R      | \$00                |
| 0E      | Input Capture Register ("Low")     | R      | \$00                |
| 0F      | Timer Control/Status Register 2    | R/W    | \$10                |
| 10      | Rate, Mode Control Register        | R/W    | \$00                |
| 11      | Tx/Rx Control Status Register      | R/W    | \$20                |
| 12      | Receive Data Register              | R      | \$00                |
| 13      | Transmit Data Register             | W      | \$00                |
| 14      | RAM/Port 5 Control Register        | R/W    | \$7C or \$FC        |
| 15      | Port 5                             | R      |                     |
| 16      | Port 6 Data Direction Register     | W      | \$00                |



Table 3 Internal Register

| Address | Registers                          | R/W*** | Initialize at RESE |  |  |
|---------|------------------------------------|--------|--------------------|--|--|
| 17      | Port 6                             | R/W    | Undefined          |  |  |
| .18*    | _                                  | _      | _                  |  |  |
| 19      | Output Compare Register 2 ("High") | R/W    | \$FF               |  |  |
| 1A      | Output Compare Register 2 ("Low")  | R/W    | \$FF               |  |  |
| 1B      | Timer Control/Status Register 3    | R/W    | \$20               |  |  |
| 1C      | Time Constant Register             | W      | \$FF               |  |  |
| 1D      | Timer 2 Up Counter                 | R/W    | \$00               |  |  |
| 1E      |                                    | _      |                    |  |  |
| 1F**    | Test Register                      | _      |                    |  |  |

\* External Address.

\*\* Test Register. Do not access to this register.

\*\*\* R : Read Only Register
W : Write Only Register
R/W: Read/Write Register




Figure 16 HD6303X Memory Map

# = TIMER 1

The HD6303X provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configurated as follows (refer to Fig. 18).

Control/Status Register 1 (8 bit)

Control/Status Register 2 (7 bit)

- Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit) Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)


# Free-Running Counter (FRC) (\$0009 : 000A)

The key timer element is a 16-bit free-running counter driven

and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower 8 bit, but also the upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).



In the case of the CPU write (\$5AF3) to the FRC

Figure 17 Counter Write Timing

# Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to begin the comparison after setting the 16-bit value valid in the register and to inhibit the compare function at this cycle, because the CPU writes the upper byte to the FRC, and at the next cycle the counter is set to \$FFF8.

\* For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX etc.) should be used.

# Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition

generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detecter, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by the external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

#### • Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- A match has occured between the FRC and the OCR 1 Rit 6
- Defined transition of the timer input signal causes the Bit 7 counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.

#### Timer Control/Status Register 1

| 7   | 6    | 5   | 4    | 3    | 2    | 1    | 0     |        |
|-----|------|-----|------|------|------|------|-------|--------|
| ICF | OCF1 | TOF | EICI | EOCH | ETOI | IEDG | OLVLI | \$0008 |

OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1) is set to "1", OLVL1 will appear at bit I of port 2.

Rit 1

IEDG Input Edge
This bit determines which edge, rising or falling, of input signal of port 2, bit 0 will trigger data transfer the LPG. For this function, the from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge ("High" to "Low")

IEDG=1, triggered on a rising edge
("Low" to "High")

ETOI Enable Timer Overflow Interrupt

Bit 2 ETOI

When this bit is set, an internal interrupt (IRQ3) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

Enable Output Compare Interrupt 1 Bit 3 EOCI1

When this bit is set, an internal interrupt (IRQ3) by OCII interrupt is enabled. When cleared, the interrupt is inhibited.

EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRQ3) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

Timer Overflow Flag TOF

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's upper byte (\$0009) is ready by the CPU after the TCSR! read.

OCF1 Output Compare Flag 1 Bit 6

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing

to the OCR1 (\$000B or \$000C) after the TCSRI or TCSR2 read

ICF Input Capture Flag

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR following the TCSR1 or TCSR2 read.

# • Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer

- A match has occured between the FRC and the OCR2 Bit 5
- (OCF2). The same status flag as the OCF1 flag of the TCSR1, Bit 6 bit 6.
- Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.

#### Timer Control/Status Register 2



Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.
OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2) is set to "1", OLVL2 will appear at port 2, bit 5.

Bit 3 EOCI2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ3) by OCI2 interrupt is enabled. When cleared, the interrupt is inhibited.

Not Used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2

OCF1 Output Compare Flag 1 Bit 6

ICF Input Capture Flag Bit 7

OCF1 and ICF addresses are partially decoded. The CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 18 Timer 1 Block Diagram

#### - TIMER 2

In addition to the timer 1, the HD6303X provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MPU can generate three independent waveforms (refer to Fig. 19).

The timer 2 is configured as follows: Control/Status Register 3 (7 bit) 8-bit Up Counter Time Constant Register (8 bit)

# • Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKSO and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

### • Time Constant Register (TCONR) (\$001C)


The time constant register is an 8-bit write only register. It is always compared with the counter,

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOSO and TOSI of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

### • Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.






Figure 19 Timer 2 Block Diagram

Bit 0 CKS0 Input Clock Select 0 Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 4 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock,

Table 4 Input Clock Select

| CKS1 | CKS0 | Input Clock to the Counter |
|------|------|----------------------------|
| 0    | 0    | E clock                    |
| 0    | 1    | E clock/8*                 |
| 1    | 0    | E clock/128*               |
| 1    | 1    | External clock             |

<sup>\*</sup> These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

Bit 2 TOS0 Timer Output Select 0 Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 5 will appear at port 2, bit 6 depending on these two bits. When both TOSO and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 5 Timer 2 Output Select

| TOS1 | TOS0 | Timer Output           |
|------|------|------------------------|
| 0    | 0    | Timer Output Inhibited |
| 0    | 1    | Toggle Output*         |
| 1    | 0    | Output "0"             |
| 1    | 1    | Output "1"             |

<sup>\*</sup> When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square were with 50% duty to the external without any software support.

### Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 4)

is input to the up counter.

(Note) P<sub>26</sub> outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Not Used

ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQs) by CMI is enabled. When cleared, the interrupt is inhibited. CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" by software write (unable to write "1" by soft-

Each bit of the TCSR3 is cleared during reset.

#### ■ SERIAL COMMUNICATION INTERFACE (SCI)

The HD6303X SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfers data synchronizing with the serial clock.

The SCI consists of the following registers as shown in Fig. 20 Block Diagram:

- Control/Status Register (TRCSR)
  Rate/Mode Control Register (RMCR)

- Receive Data Register (RDR)
  Receive Data Shift Register (RDSR)
- Transmit Data Register (TDR)
  Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows:

1) Write a desirable operation mode into each correspond-

- ing control bit of the RMCR.
- Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "O". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than I bit cycle, there may be a case that the internal transmit/receive initialization fails.

### Asynchronous Mode

the corresponding DDR.

An asynchronous mode contains the following two data formats:

1 Start Bit + 8 Bit Data + 1 Stop Bit
1 Start Bit + 9 Bit Data + 1 Stop Bit
In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

1 Start bit + 8 Bit Data + 2 Stop Bit

is also transferred. Data transmission is enabled by setting TE bit of the TRCSR, then port 2, bit 4 will become a serial output independently of

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit "1' are transmitted.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit sift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2,

bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1: CC0 = 10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE. Maximum clock rate is E+ 16.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to  $P_{22}$  at sixteen times (16×) the desired bit rate, but not greater than E.

#### · Clocked Synchronous Mode

In the clocked synchronous mode, data transmit synchronized with the clock pulse. The HD6303X SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only  $P_{22}$ , so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 21 gives a synchronous clock and a data format in the clocked synchronous mode.




Figure 20 Serial Communication Interface Block Diagram


Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 hecomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2,

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty", More than 9th clock pulse of external are ignored.



- Transmit data is output from a falling edge of a synchronous clock to the next falling edge
- . Receive data is latched at the rising edge.

Figure 21 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

If the external clock input is selected, RE bit should be set when  $P_{22}$  is "High". Then 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MPU starts receiving the next data. So RDRF should be cleared with P22

When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the

• Transmit/Receive Control Status Register (TRCSR) (\$0011) The TRCSR is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions as follows.



#### Transmit/Receive Control Status Register

| 7    | 6    | . 5  | 4   | 3  | 2   | 1  | 0   |        |
|------|------|------|-----|----|-----|----|-----|--------|
| RDRF | ORFE | TORE | RIE | RE | TIE | TE | WU. | \$0011 |

#### Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message, In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

#### Transmit Enable Bit 1 TE

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ3) is enabled when TDRE (bit S) is set. When cleared, the interrupt is inhibited.

#### Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

## RIE Receive Interrupt Enable

When this bit is set, an internal interrupt, IRQ3 is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

# Bit 5 TDRE Transmit Data Register Empty

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register.
TDRE is set to "1" during reset.
(Note) TDRE should be cleared in the transmittable state after

# the TE set. Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to

be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR,

# or during reset. RDRF Receive Data Register Full Bit 7 RDRF

RDRF is set by hardware when the RDSR is transfer-red to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR everytime to clear each bit.


#### Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

- · Baud Rate
- · Data Format
- Clock Source
- \* Port 2, Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

#### Transfer Rate/Mode Control Register



| Bit 0 | sso ]      |              |
|-------|------------|--------------|
| Bit 1 | SS1<br>SS2 | Speed Select |
| Bit 5 | SS2        |              |

These bits control the baud rate used for the SCI. Table 6 lists the available band rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 7 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

| Bit 2<br>Bit 3<br>Bit 4 | CC0 CC1 | Clock Control/Format Select |
|-------------------------|---------|-----------------------------|
|-------------------------|---------|-----------------------------|

These bits control the data format and the clock source (refer to Table 8).

CCO, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU sets port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "i" and CC1 and CC0 to "0" and "i" respectively.

Table 6 SCI Bit Times and Transfer Rates

### (1) Asynchronous Mode

|     |     |     | XTAL   | 2.4576MHz       | 4.0MHz            | 4.9152MHz         |
|-----|-----|-----|--------|-----------------|-------------------|-------------------|
| SS2 | SS1 | SSO | E      | 614.4kHz        | 1.0MHz            | 1.2288MHz         |
| 0   | 0   | 0   | E÷16   | 26 µs/38400Baud | 16 µs/62500Baud   | 13 µs/76800Baud   |
| 0   | Ð   | 1   | E÷128  | 208 µs/4800Baud | 128µs/7812.5Baud  | 104.2 μs/9600Baud |
| 0   | 1   | 0   | E÷1024 | 1.67ms/600Baud  | 1.024ms/976.6Baud | 833.3 µs/1200Baud |
| 0   | 1   | 1   | E÷4096 | 6.67ms/150Baud  | 4.096ms/244.1Baud | 3.333ms, 300Baud  |
| 1   | -   | -   | _      | *               | *                 | *                 |

<sup>\*</sup> When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

Baud Rate = 
$$\frac{f}{32 (N+1)}$$
  $\begin{pmatrix} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{pmatrix}$ 

# (2) Clocked Synchronous Mode \*

|     |     |     | XTAL  | 4.0MHz      | 6.0MHz      | 8.0MHz               |
|-----|-----|-----|-------|-------------|-------------|----------------------|
| SS2 | SS1 | SS0 | E     | 1.0MHz      | 1.5MHz      | 2.0MHz               |
| 0   | 0   | .0  | E÷2   | 2μs bit     | 1.33µs. bit | 1 <sub>H</sub> s bit |
| 0   | 0   | 1   | E÷16  | 16µs, bit   | 10.7µs, bit | 8 <sub>#</sub> s bit |
| 0   | 1   | 0   | E÷128 | 128µs bit   | 85,3µs, bit | 64us bit             |
| 0   | 1   | 1   | E÷512 | 512 us, bit | 341 µs bit  | 258µs bit            |
| . 1 | _   | _   | -     | **          | **          | **                   |

<sup>\*</sup> Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC  $\sim 1/2$  system clock.

Bit Rate (
$$\mu$$
s/bit) =  $\frac{4 (N+1)}{f}$  (f: input clock frequency to the timer 2 counter N = 0 ~ 255

Table 7 Baud Rate and Time Constant Register Example

| XTAL aud Rate (Baud) | 2.4576MHz | 3.6864MHz | 4.0MHz | 4.9152MHz | 8.0MHz |
|----------------------|-----------|-----------|--------|-----------|--------|
| 110                  | 21*       | 321       | 35*    | 43*       | 70*    |
| 150                  | 127       | 191       | 207    | 255       | 511    |
| 300                  | 63        | 95        | 103    | 127       | 207    |
| 600                  | 31        | 47        | 51     | 63        | 103    |
| 1200                 | 15        | 23        | 25     | 31        | 51     |
| 2400                 | 7         | 11        | 12     | 15        | 25     |
| 4800                 | 3         | 5         | -      | 7         | 12     |
| 9600                 | 1         | 2         |        | 3         | ·-     |
| 19200                | 0         |           | **     |           |        |
| 38400                |           | ľ         | -      | 0         | _      |

<sup>\*</sup>E/8 clock is input to the timer 2 up counter and E clock otherwise.

(I) HITACHI

<sup>\*\*</sup> The bit rate is shown as follows with the TCONR as N.

Table 8 SCI Format and Clock Source Control

| CC2 | CC1 | CC0 | Format     | Mode                | Clock Source | Port 2, Bit 2 | Port 2, Bit 3        | Port 2, Bit 4 |
|-----|-----|-----|------------|---------------------|--------------|---------------|----------------------|---------------|
| 0   | 0   | 0   | 8-bit data | Clocked Synchronous | External     | Input         | h                    |               |
| Ð   | 0   | 1   | 8-bit data | Asynchronous        | Internal     | Not Used**    |                      |               |
| Ð   | 1   | 0   | 8-bit data | Asynchronous        | Internal     | Output*       | When the TRCSR       |               |
| 0   | 1   | 1   | 8-bit data | Asynchronous        | External     | Input         | Dit 3 is used as a   | eriai input.  |
| 1   | 0   | 0   | 8-bit data | Clocked Synchronous | Internal     | Output        | }                    |               |
| 1   | 0   | t   | 9-bit data | Asynchronous        | Internal     | Not Used**    |                      |               |
| 1   | ŧ   | 0   | 9-bit data | Asynchronous        | Internal     | Output*       | When the TRCSR       |               |
| 1   | 1   | 1   | 9-bit data | Asynchronous        | External     | Input         | bit 4 is used as a s | eriai output. |

<sup>\*</sup> Clock output regardless of the TRCSR, bit RE and TE.

\*\* Not used for the SCI.

### Bit 6 TD8 Transmit Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

### Bit 7 RD8 Receive Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

### ■ TIMER, SCI STATUS FLAG

Table 9 shows the set and reset conditions of each status

flag in the timer 1, timer 2 and SCI.

As for Timer 1 and Timer 2 status flag, if the set and reset condition occur simultaneously, the set condition is prior to the reset condition. But in case of SCI control status flag, the reset condition has priority. Especially as for OCF1 and OCF2 of Timer 1, the set signal is generated periodically whenever FRC matches OCR after the set, and which can cause the unclear of the flag. To clear surely, the method is necessary to avoid the occurence of the set signal between TCSR Read and OCR write. For example, match the OCR value to FRC first, and next read TCSR, and then write OCR at once.

Table 9 Timer 1, Timer 2 and SCI Status Flag

|            |      | Set Condition  | Reset Condition   |
|------------|------|--|---|
|            | ICF  | FRC → ICR by edge input to P <sub>20</sub> .   | 1. Read the TCSR1 or TCSR2 then ICRH, when ICF=1  |
| Timer      | OCF1 | OCR1=FRC   | 2. RES=0  1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1  2. RES=0    |
| 1          | OCF2 | OCR2=FRC   | 1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 2. RES=0                        |
|            | TOF  | FRC=\$FFFF+1 cycle   | <ol> <li>Read the TCSR1 then FRCH, when TOF=1</li> <li>RES=0</li> </ol>                         |
| Timer<br>2 | CMF  | T2CNT=TCONR  | 1. Write "0" to CMF, when CMF=1 2. RES=0  |
|            | RDRF | Receive Shift Register → RDR   | Read the TRCSR then RDR, when RDRF=1     RES=0  |
| SCI        | ORFE | <ol> <li>Framing Error (Asynchronous Mode)     Stop Bit = 0</li> <li>Overrun Error (Asynchronous Mode)     Receive Shift Register → RDR when     RDRF=1</li> </ol> | 1. Read the TRCSR then RDR, when ORFE≃1 2. RES=0  |
|            | TORE | <ol> <li>Asynchronous Mode<br/>TDR → Transmit Shift Register</li> <li>Clocked Synchronous Mode<br/>Transmit Shift Register is "empty"</li> <li>RES=0</li> </ol>    | Read the TRCSR then write to the TDR, when TDRE=1 (Note) TDRE should be reset after the TE set. |

MHTACH!

<sup>(</sup>Note) 1. →; transfer 2. For example; "ICRH" means High byte of ICR.

# LOW POWER DISSIPATION MODE

The HD6303X provides two low power dissipation modes; sleep and standby.

# Sleep Mode

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY; it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6303X's consecutive operation.

#### Standby Mode

The HD6303X stops all the clocks and goes to the reset state with STBY "Low". In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the STBY and XTAL are detached from the MPU internally and go to the high impedance state.

In this mode the power is supplied to the HD6303X, so the contents of RAM is retained. The MPU returns from this mode during reset. The followings are typical usage of this

Save the CPU information and SP contents on RAM by  $\overline{\text{NMI}}$ . Then disable the RAME bit of the RAM control register and set the STBY PWR bit to go to the standby mode. If the STBY PWR bit is still set at reset start, that indicates the power is supplied to the MPU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 22 depicts the timing at each pin with this example.




Figure 22 Standby Mode Timing

### TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruc-tion from non-memory space. The TRAP prevents the systemburst caused by noise or a program error.

# Op Code Error

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (SFFEE, SFFEF). This has the priority next to reset.

Address Error When an instruction fetch is made from internal register (\$0000~\$001F), the MPU generates an interrupt as well as an op code error. But on the system with no memory in its ex-ternal memory area, this function is not applicable if an instruction fetch is made from the external non-memory area.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

# ■ INSTRUCTION SET

The HD6303X provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instruc-



tions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also

The followings are explained here.

- CPU Programming Model (refer to Fig. 23)
- Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 10)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 11)
  Jump and Branch Instruction (refer to Table 12)
- Condition Code Register Manipulation (refer to Table 13)
- Op Code Map (refer to Table 14)

# Programming Model

Fig. 23 depicts the HD6303X programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 23 CPU Programming Model

#### CPU Addressing Mode

The HD6303X provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 10 through 14 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time becomes microseconds directly.
Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

# Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction

Direct Addressing

In this addressing mode, the second byte of an instruction shows the address where a data is stored, 256 bytes (50 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3-byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3-byte instruction in the memory.

### Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruc-


# Implied Addressing

An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

#### Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

(Note) CLI, SEI Instructions and Interrupt Operation
When accepting the IRQ at a preset timing with CLI
and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.



The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.

Table 10 Accumulator, Memory Manipulation Instructions

| Operations                   | Mnemonic     | L            |              |       |     |     | _   | Ado      | ress   | ing | Mo<br>- | des     |    |            |          |               |     |   |     | Co  |            | itio<br>egi: | n O        | ode       |
|------------------------------|--------------|--------------|--------------|-------|-----|-----|-----|----------|--------|-----|---------|---------|----|------------|----------|---------------|-----|---|-----|-----|------------|--------------|------------|-----------|
|                              |              | 1            | MM           | ED    | _[  | OIR | EC  | ٦,       | IN     | DE  | x       | EX      | ΤE | ND         | 11       | APL           | ΙEΟ | Boolean/<br>Arithmetic Operation                      |     | 1   | -          |              | _          | 1 10      |
|                              |              | 0            | P .          | ~     | *   | P   | ~   | #        | O۴     | -   | #       | OP      | [~ |            | 01       | ٠.            | -   | *   | 1   | ,   | , ,        | N :          | z i        | v         |
| Add                          | ADDA         | 81           | 3            | 2     | 2 9 | 6   | 3   | 2        | AB     | 4   | 2       | ВВ      | 14 | 3          | 1        | +             | +   | A+M-A   | 1   | 4   | 4          | -            |            | 1 1       |
|                              | ADDB         | C            |              | 2 :   | 2 0 | В   | 3   | 2        | EB     | 4   | 2       | FB      | 4  | 3          | 1        | +             | +   | B + M B   | +:  | -   | ٠.         | _            | _          |           |
| Add Double                   | ADDD         | C            | ۱:           | 3 :   | 3 0 | 3   | 4   | 2        | E3     | 5   | 2       | F3      | 5  | 13         | 1        | 十             | +   | A.B+M:M+1-A:B   | 1:  |     | <u>-</u> - | -            | <u>-</u> 1 | _         |
| Add Accumulators             | ABA          |              |              | I     | I   |     |     | -1       |        |     | _       | 1       | ✝  | +          | 18       | 1             | ١,  |   | -   |     | _1_        |              |            |           |
| Add With Carry               | ADCA         | 89           | 1            | 2 2   | 9   | 9   | 3   | 2        | A9     | 4   | 2       | 89      | 14 | 3          | 1        | +             | +   | A+M+C+A   | 1:  |     | -1-        | -            | -          | :   ;     |
|                              | ADCB         | α            | 1/2          | 2 2   | 0   | 9   | 3   | 2        | E9     | 4   | 2       | F9      | 4  | 3          | $\vdash$ | 1             | ✝   | B + M + C → B   | ÷   | +   | -          | -            | -          | ! !       |
| AND                          | ANDA         | 84           | 1:           | 2 12  | 9   | • : | 3 1 | 2        | 84     | 4   | 2       | B4      | 4  | 13         | 1        | 1             | T   | A·M - A   | 1:  | -   | +-         | -            | 1 6        | -         |
|                              | ANDB         | C            | 1 2          | 2 2   | D   | 4 : | 3   | 2        | E4     | 4   | 2       | F4      | 4  | 3          | $\vdash$ | +             | +   | B·M → 8   | +   | 1   |            | -            | _          |           |
| Bit Test                     | BIT A        | 85           | 12           | 1 2   | 9:  | 1   | ,   | 2        | 45     | 4   | 2       | 85      | 4  | 3          | $\vdash$ | +-            | +   | A·M   | 1:  |     |            |              |            | - 1 -     |
| <del> </del>                 | BITB         | C5           | 12           | 2   2 | D   | 5 : | 3   | 2        | E5     | 4   | 2       | F5      | 4  | 3          |          | Ţ             | +   | В-М   | -   | 1.  | +:         |              | _          |           |
| Clear                        | CLR          |              | Т            | Т     | 1   | Т   | 7   | 1        | SF     | 5   | 2       | 7F      | 5  | 3          | 1        | ✝             | +   | 00 → M  | +   | ٠   | +          |              |            | _         |
|                              | CLRA         | Г            | Т            | Т     | 1   | 1   | 7   | +        | 7      | 7   | _       | -       | -  | -          | 4F       | 1,            | 1,  |   |     | 1   | 1          |              | -          | -1-       |
|                              | CLRB         | Γ            | T            | Т     | T   | T   | 7   | 7        | $\neg$ | 7   |         | -       | -  | -          | 5F       | i             | +-  |   |     |     | Я          | -            | -          | -         |
| Compare                      | CMPA         | 81           | 12           | 2     | 91  | 13  | 1   | 2 ,      | N1     | 4   | 2       | 81      | 4  | 3          | -        | ۲             | ť   | A - M   |     | •   | P          | -            |            |           |
|                              | CMPB         | C1           | 2            | 2     | 10  | 1 3 | -   |          | 1 1    | -   | _       | F1      | 4  | 3          | -        | +-            | +   | B - M   |     | ŀ   | 1          | -            | -          | ~-        |
| Compare                      | CBA          | 1            | +            | +     | +   | +   | Ť   | +        | 1      | -   | -       |         | -  | 3          | _        | +-            | ╁   | 8 - M   | Ŀ   | •   | ŀ          | 1            | 1          | 1         |
| Accumulators Complement, 1's | COM          | -            | +            | Ļ     | Ļ   | +   | 1   | 1        | _      | 4   | _       |         | L  | Ц          | 11       | Ľ             | Ľ   |   | •   | •   | 1          | 1:           | :          | 1         |
| oompitment, 1 1              | COMA         | -            | +            | ╄     | +   | 4-  | 4   | - 16     | 3      | 6   | 2       | 73      | 6  | 3          |          | L             | L   | M → M   |     | •   | 1:         | 1:           | Я          | Is        |
|                              | COMA         | <del> </del> | ╁            | ╀     | ╀   | +   | +   | 4        | _      | 4   | _       |         |    |            | 43       | 1             | 1   | A - A   | 1.  |     | 1          | 1:           | R          |           |
| Complement, 2's              | NEG          | <u> </u>     | <del> </del> | ╄     | 4-  | 4-  | 1   | 4        | _      | 4   | _       |         |    |            | 53       | 1             | 1   | 8 →6  |     | •   | 1          | 1:           | 18         | 8         |
| (Negate)                     |              | -            | ╀            | 1     | 1   | +   | 1   | e        | 0 [    | 6   | 2       | 70      | 6  | 3          |          |               | Г   | 00 - M → M  | •   |     | :          | 1            |            |           |
| ageter                       | NEGA<br>NEGB | -            | -            | ╄-    | ╀-  | 4   | 1   | 1        | 4      | 4   | _       |         |    | _1         | 40       | 1             | 1   | 00 - A - A  |     |     | 1          | 1:           |            |           |
|                              |              | ├            | ╀            | ╄     | ╄   | ╀   | 4   | 1        | 4      | _   |         | _       |    | $_{\rm I}$ | 50       | 1             | 1   | 00 - 8 → 8  |     | •   | li         | 1            |            | -         |
| Decimal Adjust, A            | DAA          |              | L            | L     |     |     |     | !        |        | -   | ì       |         |    |            | 19       | 2             | 1   | Converts binary add of BCD characters into BCD format |     |     | ;          | Ţ            | 7          | 0         |
| Decrement                    | DEC          |              | 1            | 1_    | i T | Τ   | Т   | 6        | A      | 5 2 | 2       | 7A      | 5  | 3          | _        | -             | 1   | M - 1 → M   |     |     | -          | 1            | 0          | +         |
|                              | DECA         |              | 1            |       | L   | Т   | T   | Т        | $\neg$ | 1   | 7       | -1      | ┪  | -          | 4A       | 1             | 1   | A-1-A   | -   | -   | ÷          | -            | 4-         | -         |
|                              | DECB         |              | 1            | Г     | Г   | Т   | 7   | T        | $\neg$ | 7   | 7       | _       | T  | +          | 5A       | 1             | 1   | B - 1 → B   | -   | :   | <u> </u>   | 1            | 0          | _         |
| Exclusive OR                 | FORA         | 88           | 2            | 2     | 98  | 3   | 2   | A        | 8      | 1 2 | 7       | 98      | 4  | 3          | -        | -             | ۲   | A (i) M - A   |     | :   | 1          | 1            |            |           |
|                              | EORB         | C8           | 2            | 2     | D8  | 3   | 2   | E        | 9 4    | 1 2 | ,       | FB      | 4  | 3          | _        |               | ⊢   | B ⊕ M→ B  |     | _   | _          | 1            | R          | <u>ا•</u> |
| ncrement                     | INC          | _            | Γ            | Τ     | Г   | T   | T   | 6        | 0      | 1 2 | 1 7     |         |    | 3          |          |               | -   | M + 1 → M   |     | •   | 1          | 1            | R          |           |
| Ĺ                            | INCA         |              | Г            | Г     | 1   |     | T   | 1        | +      | +   | 1       | -       | +  | -          | 4C       | Ť             | 1   | A+1 - A   |     | •   | ;          | 1            | 0          | 1_        |
|                              | INCB         |              |              | Г     | 1   |     | T   | T        | ✝      | 1-  | +       | -       | +  |            | 5C       |               | 1   | B+1-B   |     | •   | 1          | 3            | 0          |           |
| oad                          | LDAA         | 86           | 2            | 2     | 96  | 3   | 2   | A        | 5 4    | 12  |         | 16      | •  | 1          |          | - <u>'</u> -i | ÷   | M → A   |     |     | ;          | :            | 0          | •         |
| Accumulator                  | LDAB         | C5           | 2            | 2     | D6  | 3   | 2   | Ει       | _      | -   | _       | _       | _  | 3          | -+       |               | -   | M + B   | -   | →   | -          | Ŀ.           | R          | •         |
| .oad Double<br>Accumulator   | LDD          | œ            | 3            | 3     | DC  | 4   | 2   | E        |        | +   | +       | -+      | 5  | -+         | 7        | 1             | 1   | M + 1 → B, M → A                                      | +   | •   | :          | :            | R          | •         |
| Autualy Unsigned             | MUL          | _            |              |       | _   | t-  | ┝   | ╀        | +      | +-  | +       | +       | +  | -+-        | -        | _             | -   |   | Ц   | _   | _          | ٺ            | _          | •         |
| R, Inclusive                 | ORAA         | 8.8          | 2            | 2     | 94  | 3   | 2   | A.       | 4      | 2   | 1       | A .     | +  | -+-        | 30       | 4             | 1   | A×B→A:B   | -   | 1   | ٠          | •            |            | 0         |
| 1                            | ORAB         | CA           | _            | _     | DA  | 3   | 2   | E        |        | -   |         |         | 1  | -4-        | -        | 4             | _   | A+M - A   | •   | •   | 1          | 3            | R          | •         |
| ush Data                     | PSHA         | -            | -            | -     |     | ۳   | 1   | 15       | +      | 14  | 4       | 4       | 1: | 4          |          | _             | _1  | B + M → B   | •   | •7  | 1          | Ŧ            | R          | •         |
| <u> </u>                     | PSHB         | -            | $\dashv$     | -     | _   | Ι-  | -   | -        | +-     | +   | +       | -       | 4- | -          |          | -             |     | $A \rightarrow Msp$ , $SP - 1 \rightarrow SP$         | •   | •   | •1         | •            | ۰          | •         |
| uli Data                     | PULA         | -            | -            | -     |     | ├-  | ⊢   | -        | +-     | ╀   | ╀       |         | 4- | -          |          | -             | -   | B → Msp, SP - 1 → SP                                  | •   | •   | •          | •            | •          | •         |
|                              | PULB         | -            | -            |       |     |     | _   | ┢        | +      | ╀   | +       |         | 4  |            | 1        | -             |     | SP + 1 → SP, Msp → A                                  | •   | •   | •          | •            | •          | •         |
| otale Left                   | ROL          |              | -            | -     | _   | ٠.  | ⊢   | <u> </u> | +      | +   | +       | -       | ╀  |            | 13       | 3             | 4   | SP + 1 → SP, Msp → B                                  | •   | • 1 | •          | •            | •          | •         |
| r                            | ROLA         |              | -            |       |     | -   | _   | 59       | 6      | 2   | 17      | a [6    | 3  | -          |          | 4             | 4   | M,  | •   | •   | F          | :            | •          | :         |
| -                            | ROLB         | -+           | 4            | -1    |     | _   | _   | <b>L</b> | 1      | _   | 1       | $\perp$ | 1  |            |          | -             | 1   | ∧¦ <del>√</del> ₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽  | •   | •   | :          | ı            |            | :         |
| otate Right                  | ROB          | -            | -            |       | _   |     | _   | _        | 1      | L   | L       |         | 1  |            | 9        | 1             | 1   | g / C b7 b0   | • • | 7   | 7          | T            | ब्री       | Ŧ         |
| -                            |              |              | -            |       |     |     | _   | 66       | 6      | 2   | 71      | 6 6     | 3  | L          | $\perp$  | T             | Т   | M.  |     | +   | rt         | _1           |            | -         |
| 1                            | HORA         |              |              |       |     |     |     |          |        |     |         |         |    |            | 6        | 1             |     | *   PURITURE  |     |     |            |              |            |           |

(Note) Condition Code Register will be explained in Note of Table 13.



Table 10 Accumulator, Memory Manipulation Instructions

|                                  | •        |    |   |          |     | ,   | Add | ressi     | ng / | vlod | es  |     |            |    |          |    |   | С  |   | litic<br>Logi |     |    | •  |
|----------------------------------|----------|----|---|----------|-----|-----|-----|-----------|------|------|-----|-----|------------|----|----------|----|---|----|---|---------------|-----|----|----|
| Operations                       | Mnemonic | IM | ME                                      | ٥.       | DIF | EC  | т   | íN        | DE:  | Κ.   | EX  | ren | D          | 1M | PLIE     | D. | Boolean/<br>Arithmetic Operation        | 5  | 4 | 3             | 2   | 1  | 0  |
|                                  |          | OP | ~                                       | *        | O۶  | ~   | *   | QP        | -    | *    | OP  | ~   | *          | OP | ~        | #  |   | H  | ı | Z             | Z   | ٧  | c  |
| Shift Left                       | ASL      |    |   | Π        |     |     |     | 68        | 6    | 2    | 78  | 6   | 3          |    |          |    | M                                       | ٠  | • | 1             |     | 3  | \$ |
| Arithmetic                       | ASLA     | 1  | Г                                       |          |     |     | 1   |           | Г    |      |     |     | Г          | 48 | 1        | 1  | <b>↑</b> □ <b>+</b> □□□□□□+•            | •  | ٠ | #             |     | ூ  | :  |
|                                  | ASLB     | 1  | Г                                       | Г        |     |     | Г   |           | Г    |      |     |     | Γ          | 58 | 1        | 1  | B C 57 50                               | •  | • | 1             | 1   | ➂  | :  |
| Double Shift<br>Left, Arithmetic | ASLD     |    | Γ                                       |          |     |     | Γ   |           |      |      |     |     |            | 05 | 1        | 1  | C+ ACC N ACC 0 4-0                      | •  | • | :             |     | 6  | :  |
| Shift Right                      | ASR      |    | 1                                       | 1        | -   |     |     | 67        | 6    | 2    | 77  | 6   | 3          |    | 1        |    | w <sub>1</sub>                          | ٠  | • | ;             | t   | 6  | 1  |
| Arithmetic                       | ASRA     | T  |   | Γ        |     |     | Γ   | Г         | Г    | 1    | 1   |     | Γ          | 47 | 1        | 1  | ^  \ <u></u>                            | •  | • | :             | 1   | ◎  | ŧ  |
|                                  | ASRB     |    | Γ                                       |          |     |     | L   |           |      | Ι.   | Ι   | Ι   | I          | 57 | 1        | Ι. |   | •  | ٠ | 1             | ‡   | 0  | :  |
| Shift Right                      | LSR      | T  | Г                                       | Ι.       | I - | Ι   |     | 64        | 6    | 2    | 74  | 6   | 3          |    |          | L  | M1                                      | •  | ٠ | R             | ‡   | 9  | :  |
| Logical                          | LSRA     | Ţ  | Ľ                                       | Ι        |     | Ι.  | Ι.  |           |      |      |     | L   | L.         | 44 | 1        | 1  | *\0+\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | Ŀ  | • |               | Ŀ   | 0  | \$ |
|                                  | LSRB     | Ι  | П                                       |          |     | Ι.  | Ι   |           | L    | L_   |     | L   | I          | 54 | 1        | 1  | 3) 5/                                   |    | ٠ | Я             | ١,  | 0  | ;  |
| Double Shift<br>Right Logical    | LSRD     |    |   |          |     |     |     |           |      |      |     |     |            | 04 | 1        | 1  | 0                                       | •  | • | R             | t   | 6  | :  |
| Store                            | STAA     |    | T                                       | Г        | 97  | 3   | 2   | A7        | 4    | 2    | 87  | 4   | 3          |    |          | L  | A → M                                   | •  | • | t             | 1   | R  | Ŀ  |
| Accumulator                      | STAB     |    | T                                       | Г        | D7  | 3   | 2   | £7        | 4    | 2    | F7  | 4   | 3          | 1  | T        | Π  | 8 -+ M                                  | •  | • | 1             | :   | R  | •  |
| Store Double<br>Accumulator      | STD      |    |   |          | DD  | 4   | 2   | ΕĐ        | 5    | 2    | FD  | 5   | 3          |    | Γ        | Γ  | A → M<br>8 → M + 1                      | •  | ٠ | 1             | :   | R  | •  |
| Subtract                         | SUBA     | 80 | 2                                       | 2        | 90  | 3   | 2   | AO        | 4    | 2    | 80  | 4   | 3          | L  | 1        | L  | A - M → A                               | ŀ  | ٠ | 1             | 1   | 1  | :  |
|                                  | SUBB     | CO | 2                                       | 2        | Do  | [3  | [2  | ΕO        | 4    | 2    | FO  | 14  | 3          | Ι  | L        | L  | B - M → B                               |    | ٠ | 1             | 1   | 1  | 1  |
| Double Subtract                  | SUBD     | 83 | 3                                       | 3        | 93  | 4   | 2   | A3        | 5    | 2    | 83  | 5   | 3          |    | _        | L  | A . B - M . M + 1 - A : B               | •  | • | ‡.            | 1   | 1  | 1  |
| Subtract<br>Accumulators         | SBA      |    | L                                       |          | I   |     | Γ   |           |      |      |     | I.  | L          | 10 | 1        | 1  | A - 8 → A                               | •  | • | :             | 1   | :  | 1  |
| Subtract                         | SBCA     | 82 | 2                                       | 1-       | 92  | 3   | 1 - | A2        | 4    | 2    | B2  | 4   | 3          | L  | 1        | L. | A - M - C - A                           |    | • | 1             | 12  | 1  | Į: |
| With Carry                       | SBCB     | C2 | 2                                       | 2        | D2  | 3   | 2   | E2        | 4    | 2    | F2  | 4   | 3          | 1  | Ţ        | 1  | 8 - M - C → B                           |    | • | 3             | ļ   | 1: | ŀ  |
| *ransfer<br>Accumulators         | TAB      | ↓_ | ـــــــــــــــــــــــــــــــــــــــ | ļ        |     | L   | 1   | ļ.        | ļ.,  | ١.   | ļ   | ╄-  | 1          | 16 | ÷.       | 1  | A B                                     | ٠  | ŀ | 1             | ‡-  | R  | ŀ  |
| Accumulators                     | TBA      | ļ  | 1                                       | <u> </u> | ļ   | Ļ.  | ╄   | ļ         | ↓.   | 1.   | ļ   |     | ╄          | 17 | 11       | 1  | B → A                                   | l. | ŀ | 1             | :   | R  | ŀ  |
| Test Zero or                     | TST      | 1  | 1                                       | 1        | ļ   | 1_  | 1_  | 6D        | 1.   | 2    | 70  | 4   | 3          | ļ  | <u> </u> | Ł  | M - 00                                  |    | ŀ | 1             | 1   | R  | F  |
| Mines                            | TSTA     |    | 1_                                      | 1        | ļ   | 1.  | 1.  | 1         | 1    | 1    | ļ., | L   | L          | 4D | 4-       | 1  | A - 00                                  | •  |   | 1             | :   | R  | F  |
|                                  | TSTB     |    | ļ.,                                     | 1_       | L.  | 1_  | 1   | L         | L.   |      | ļ., | 1_  | <b>1</b> _ | 50 | 1        | 1  | B - 00                                  |    | ŀ | 1             | 1   | R  | ľ  |
| And Immediate                    | MIA      |    | L                                       | 1_       | 71  | 6   | 3   | <b></b> - | 7    | 3    | L   | 1   | L          | 1  | 1        | 1  | M-IMM -M                                |    | ٠ | ļ             | 1   | R  | ١  |
| OR Immediate                     | OIM      | 1. | L                                       | L        | 72  | 6   | 3   | 62        | 7    | 3    | L   | 1_  |            |    | 1        |    | M+IMM -M                                |    | • | 1             | Įt. | R  | ŀ  |
| EOR Immediate                    | EIM      | 1  | Ι.                                      | 1        | 75  | ] 6 | [3  | 65        | 7    | 3    | Ι   | ١.  | L          |    | L        | 1. | M-PIMM→M                                | •  | • | L             | ļŧ  | A  | ŀ  |
| Test Immediate                   | TIM      |    | [                                       |          | 78  | 14  | Э   | 68        | 5    | 3    | 1   | 1   |            |    | Г        | 1  | M-IMM                                   | •  | • | Τī            | Τi  | R  | ŀ  |

(Note) Condition Code Register will be explained in Note of Table 13.

#### Additional Instruction

In addition to the HD6801 instruction set, the HD6303X prepares the following new instructions.

AIM ..... 
$$(M)$$
· $(IMM) \rightarrow (M)$ 

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM ..... 
$$(M) + (IMM) \rightarrow (M)$$

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

$$EIM \dots (M) \oplus (IMM) \rightarrow (M)$$

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These area 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

$$XGDX$$
 ..... (ACCD)  $\leftrightarrow$  (IX)

Exchanges the contents of accumulator and the index register.

# SLP

Goes to the sleep mode. Refer to "LOW POWER DIS-SIPATION MODE" for more details of the sleep mode.



Table 11 Index Register, Stack Manipulation Instructions

| Fointer Operations  Compare Index Reg |          |        |    |    |    |     | Ad | iress        | ing | Мо | des   |     |     |     |     |   | Boolean/   | ſ |   |   | on ( |   | • |
|---------------------------------------|----------|--------|----|----|----|-----|----|--------------|-----|----|-------|-----|-----|-----|-----|---|--|---|---|---|------|---|---|
| Fointer Operations                    | Mnemonic | IM.    | ME | D. | DI | REC | 7  | IN           | DE  | ×  | EX    | TEN | D   | IMP | LIE | D | Arithmetic Operation   | 5 | 4 | 3 | 2    | 1 | ٥ |
|                                       |          | OP     | -  | #  | OP | 1~  | *  | OP           | 1-  | #  | OP    | ~   | #   | OF  | ~   | # |  | H | 1 | N | z    | ٧ | С |
| Compare Index Reg                     | C₽X      | 8C     | 3  | 3  | 90 | 4   | 2  | AC           | 5   | 2  | 8C    | 5   | 3   |     |     |   | X-M:M+1  | • | ٠ | : | *    | : | 1 |
| Decrement Index Reg                   | DEX      | 1      | Ţ  | 1  |    | Т   | Г  |              | Т   | П  |       | Г   | Г   | 09  | 1   | 1 | X - 1 → X  | • | • | • | :    | • | • |
| Decrement Stack Potr                  | DES      | Ī      | T  | Г  |    | Т   | Г  |              | Г   | Г  |       |     | Γ.  | 34  | 1   | 1 | SF - 1 → SP  | • | ٠ | • | ٠    | ٠ | • |
| Increment Index Reg                   | INX      | Т      |    | Г  |    | Τ   |    |              | Г   | Г  |       | П   |     | 06  | 1   | 1 | X + 1 → X  | • | ٠ | • | 1    | ٠ | • |
| Increment Stack Patr                  | INS      | $\top$ | 1  | T  |    | Г   | 1  |              |     |    |       | Г   | Г   | 31  | 1   | 1 | SP + 1 → SP  | • | ٠ | • |      | • | • |
| Load Index Reg                        | LDX      | CE     | 3  | 3  | DE | 4   | 2  | EΕ           | 5   | 2  | FE    | 5   | 3   |     |     |   | $M \rightarrow X_H$ , $(M+1) \rightarrow X_L$ .  | • | • | 0 | :    | R | • |
| Load Stack Potr                       | LOS      | BE     | 3  | 3  | 9€ | 4   | 2  | AE           | 5   | 2  | BE    | 5   | 3   | I   |     |   | M → SPH, (M+1) → SPL   | • | • | Ø | :    | Я | • |
| Store Index Reg                       | STX      |        | Г  | Ι- | DF | 4   | 2  | EF           | 5   | 2  | FF    | 5   | 3   |     |     |   | $X_H \rightarrow M, X_L \rightarrow (M+1)$   | • |   |   | :    |   |   |
| Store Stack Potr                      | STS      | T      | П  |    | 9F | 4   | 2  | AF           | 5   | 2  | BF    | 5   | 3   |     | Г   | Γ | SPH - M, SPL - (M+1)   | • | • | 0 | 1    | R | • |
| Index Reg - Stack Potr                | TXS      |        |    |    |    | T   | Т  |              | Т   | Ī  | Π     | Г   | Π   | 35  | ī   | 1 | X - 1 - SP   | • | • | • | •,   | • | • |
| Stack Potr - Index Reg                | TSX      |        | Τ  |    | Т  | T   | Т  |              |     | Г  |       |     | Ī., | 30  | 1   | 1 | SP + 1 → X   | ٠ | · | • | •    | ٠ | ٠ |
| Add                                   | ABX      |        | Г  |    |    | Т   | Γ  |              | Ī   | Г  | I.    | Г   | Ι   | 3A  | 1   | 1 | 8 + X → X  | • | • | ٠ | ٠    | ٠ | • |
| Push Data                             | PSHX     | Γ      |    |    |    | Γ   |    |              | Γ   |    |       | -   | Γ   | 3C  | 5   |   | $X_L \rightarrow M_{ap}$ , $SP = 1 \rightarrow SP$<br>$X_M \rightarrow M_{ap}$ , $SP = 1 \rightarrow SP$ | • | • | • | •    | • | • |
| Pull Data                             | PULX     | T      |    | Γ  |    | T   | T  |              | T   |    |       |     |     | 38  | 4   |   | SP + 1 → SP, M <sub>SP</sub> → X <sub>H</sub><br>SP + 1 → SP, M <sub>SP</sub> → X <sub>L</sub>           | • | • | ٠ | •    | • | ٠ |
| Exchange                              | XGDX     | ╁      | +  | ┢  | +- | †-  | +  | <del> </del> | †   |    | $t^-$ | H   | †   | 18  | 2   | 1 | ACCD- IX   | • | • | • | •    |   | • |

(Note) Condition Code Register will be explained in Note of Table 13.

Table 12 Jump, Branch Instructions

| Operations Branch Always    |          | Π      |    |     |          |     | Ac | dres     | ıng    | Mo | des      |     |    |     |     |    |                              | Ľ          |    |     | on I |    | ie |
|-----------------------------|----------|--------|----|-----|----------|-----|----|----------|--------|----|----------|-----|----|-----|-----|----|------------------------------|------------|----|-----|------|----|----|
| Operations                  | Mnemonic | HEL    | AT | IVE | DI       | REC | 7  | 110      | DE.    | x  | ΕX       | TEN | (D | IME | LIE | D  | Branch Test                  | 5          |    | 3   | 2    |    | 0  |
|                             |          | OP     | ~  | =   | OP       | ~   | *  | OP       | ~      | #  | OP       | ~   | *  | OP  | ~   | *  |                              | H          | ١  | N   | z    | ٧  | C  |
| Branch Always               | 8RA      | 20     | 3  | 2   |          |     |    |          | L      | L  |          | E   |    |     |     |    | None                         | •          | ۰  | •   | •    | •  | •  |
| Branch Never                | BRN      | 21     | 3  | 2   | Ī        |     | I  | Ι        | Γ.     |    | 1.       | L   | L  | L.  |     | 1  | None                         | •          |    |     | •    | ļ٠ | •  |
| Branch If Carry Clear       | BCC      | 24     | 3  | 2   |          | Г   | Γ  | T        | Ι      |    | Γ        |     | T  | Γ   |     |    | C * 0                        | •          | •  | •   | •    |    | •  |
| Branch If Carry Set         | 8CS      | 25     | 3  | 2   |          |     |    | $\vdash$ | П      |    | T        | 1_  | I  |     |     | Ī  | C - 1                        | •          | P  | •   | ŀ    | I• | Ŀ  |
| Branch If = Zero            | BEQ      | 27     | 3  | 2   |          | Г   | Ι  | Ι        |        | ľ  | $I^-$    | L   | L  |     | Ľ   | L  | Z = 1                        |            | •  | •   | •    |    |    |
| Brench   I > Zero           | BGE      | 2C     | 3  | 2   | Г        | 1   |    | 1        |        |    | Τ.       | 1.  | Ι  | L   |     |    | .N ⊕ V = 0                   | •          |    | •   |      | •  |    |
| Brench If > Zero            | BGT      | 2E     | 3  | 2   |          |     |    | П        |        | Г  | T        | Т   | Т  |     | Г   | Г  | Z + (N () V) = 0             | •          | •  |     |      |    | •  |
| Branch If Higher            | BHI      | 22     | 3  | 12  | 1        |     | Г  |          | ţ-     |    | T        | Т   | Т  |     | Г   |    | C + Z = 0                    | •          | •  | •   | •    | •  | •  |
| Branch If < Zero            | BLE      | 2F     | 3  | 2   | П        | Г   | Г  | T        | 1      |    | T        | T   | Т  |     | Т   |    | Z+[N ( V) + 1                | 1-         | •  | •   | •    | •  | •  |
| Branch If Lower Or<br>Same  | BLS      | 23     | 3  | 2   |          | Γ   | Ī  |          | Г      |    | T        | Τ   |    | Γ   |     |    | C + Z = 1                    | •          | •  | •   | •    | •  | ŀ  |
| Branch If < Zero            | BLT      | 2D     | 3  | 2   | Т        | Г   | Г  | T        | T      | Г  | Τ        | T   | T  | Γ   |     | Г  | N ⊕ V = 1                    | 1.         |    | •   | •    | •  | •  |
| Branch If Minus             | BMI      | 28     | 3  | 2   | $\vdash$ | 1   | T  | 1        | $\top$ | T  | T        | T   | T  |     | Τ-  | 1  | N - 1                        | •          | •  | •   | •    | •  | •  |
| Branch If Not Equal<br>Zero | BNE      | 26     | 3  | 2   |          |     | Ī  |          |        |    |          | T   | T  | 1   | ļ   | Ī  | 2-0                          | •          | •  | •   | •    | •  | ŀ  |
| Branch If Overflow<br>Clear | BVC      | 26     | 3  | 2   |          |     |    | Γ        | Γ      | Γ  | Π        |     |    |     |     |    | V-0                          | •          | •  | •   | •    | •  | •  |
| Branch If Overflow Set      | 8VS      | 29     | 3  | 2   | Т        | Т   | 1  | 1        |        | Τ  | Τ        | Т   | Ι  |     |     |    | V = 1                        | •          | •  |     | •    | ŀ  | •  |
| Brench If Plus              | BPL'     | 2A     | 3  | 2   | Т        |     | Т  | Т        | T      | Т  | T        | T_  |    |     | I., | L  | N = 0                        | <u>ا</u> • | ŀ  |     |      |    | •  |
| Branch To Subroutine        | BSR      | 80     | 5  | 2   |          | 1   | Т  | T        | П      | Τ  | П        | Т   | Т  | 1   | Τ   | Г  |                              |            | •  |     |      |    | •  |
| Jump                        | JMP      | 1      | T  | 1   |          |     | ī  | 6Ē       | 13     | 2  | 7 E      | 13  | 3  | 1   | 1   | Τ  | 7                            | •          | T٠ | Ţ•  |      | 1. | •  |
| Jump To Subroutine          | JSR      | $\top$ |    | 1   | 90       | 15  | 12 | AD       | 5      | 2  | BD       | 6   | 3  | 1   | T   | T  |                              | •          | I• | T•  | ŀ    | 1. | •  |
| No Operation                | NOP      |        | T  | Ī   | T        | T   | Ī  | 1        | Ī      | Ī  |          | Ī   | T  | 01  | 1   | ,  | Advances Prog. Cntr.<br>Only | •          | •  | •   | •    | •  | •  |
| Return From Interrupt       | RTI      | 1      | T  | T   | T        | T   | T  | T        | Г      | T  | T        | T   |    | 3B  | 10  | 1  |                              |            | Ξ  | Ξ   | 0    | _  | =  |
| Return From<br>Subroutine   | RTS      | 1      | T  |     |          | 1   | Γ  | T        | T      | T  | Ī        | T   | T  | 39  | 5   | 1  | ]                            | •          | •  | •   | •    | •  | •  |
| Software Interrupt          | SWI      | 1      | T  | T   |          | T   | 7- | T        | 1      | I  | L        |     | Ι  | ]3F | 12  | 13 |                              | •          | 5  | •   | •    |    | •  |
| Wait for Interrupt*         | WAI      | 1      | T  | Ī   | Ī        | Ţ   | Т  | 7 ^      | T      | Ţ  | Γ        | T   | Ī  | 3E  | 9   | 1  |                              | •          | G  | ۰[۱ | •    | •  | •  |
| Sleep                       | SLP      | 1      | 1  | 1   | 1        | 1   | Ť  | 1-       | 1      | 1  | $\vdash$ | 1   | T  | 1A  | 4   | 1  | T                            |            |    |     |      |    | •  |

(Note) \*WAI puts R/W̄ high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 13.



Table 13 Condition Code Register Manipulation Instructions

|                      | l        | AddressingModes Mnemonic IMPLIED |   |    |                          | Condition Code Register |   |    |   |   |    |  |
|----------------------|----------|----------------------------------|---|----|--------------------------|-------------------------|---|----|---|---|----|--|
| Operations           | Mnemonic |                                  |   |    | <b>Boolean Operation</b> | 5                       | 4 | 3  | 2 | 1 | 0  |  |
|                      |          | OP                               | ~ | #  | -                        | н                       | 1 | N  | Z | v | C  |  |
| Clear Carry          | CLC      | OC                               | 1 | 1  | 0 → C                    | •                       | • |    | • |   | R  |  |
| Clear Interrupt Mask | CLI      | 0E                               | 1 | 1  | 0 - 1                    | •                       | В |    | • |   |    |  |
| Clear Overflow       | CLV      | 0A                               | 1 | 1  | 0 → V                    | •                       | • |    |   | B | 1. |  |
| Set Carry            | SEC      | (OD                              | 1 | 1  | 1 → C                    | •                       | • |    |   |   | S  |  |
| Set Interrupt Mask   | SEI      | OF                               | 1 | 1  | 1→1                      | 1.                      | s |    | • |   | +- |  |
| Set Overflow         | SEV      | OB                               | 1 | 1  | 1 → V                    | 1.                      | • |    |   | 5 | 1. |  |
| Accumulator A → CCR  | TAP      | 06                               | 1 | 1  | A→ CCR                   |                         |   |    | - |   |    |  |
| CCR - Accumulator A  | TPA      | 07                               | 1 | 11 | CCR → A                  | •                       |   | Γ. |   |   | T. |  |

CONDITION CODE SYMBOLS

H Half-carry from bit 3 to bit 4
i Interrupt mask
N Negative (sign bit)
Z Zero (byte)
V Overflow, 2's complement
C Carry/Borrow from/to bit 7
R Reset Always

Set Always Set if true after test or clear Not Affected

- OP
- Operation Code (Hexadecimal)
  Number of MCU Cycles
  Contents of memory location pointed to by Stack Pointer
  Number of Program Bytes
  Arithmetic Plus

- Arithmetic Plus
  Arithmetic Minus
  Boolean AND
  Boolean Inclusive OR
  Boolean Exclusive OR
  Complement of M
  Transfer into
  Bit = Zero
  Byte = Zero Ð

- (Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)
  - (Bit V)
  - Test: Result = 100000000? (2) (Bit C) Test: Result \ 000000007
  - (3) (4) (5) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
    Test: Operand = 10000000 prior to execution? (Bit C)
  - (Bit V)

  - (Bit V) Test: Operand = 01111111 prior to execution?
  - Test: Set equal to N@ C = 1 after the execution of instructions
    Test: Result less than zero? (Bit 15=1) (Bit N)

  - (B) (All Bit) (Bit I) Load Condition Code Register from Stack.
  - Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state. Set according to the contents of Accumulator A. (All Bit)
  - Result of Multiplication Bit 7=1? (ACCB)
  - (Bit C)

Table 14 OP-Code Map

|      |    |      |      |      |      |      |      |      |      |      |      |       |      |      |      | -        |      |    |
|------|----|------|------|------|------|------|------|------|------|------|------|-------|------|------|------|----------|------|----|
| OF   |    | 1    |      |      |      | ACC  | ACC  | IND  | EXT  |      | ACCA | or SP |      | 1    | ACCE | 3 or X   |      | 7  |
| COL  | Œ  | 1    |      |      |      | A    | В    | 1.40 | DIR  | IMM  | DIR  | IND   | EXT  | IMM  | DIR  | IND      | EXT  | 7  |
| 7    | 41 | 0000 | 0001 | 0010 | 0013 | 0100 | 0101 | 0110 | 1110 | 1000 | 1001 | 1010  | 1011 | 1100 | 1101 | 1110     | 1111 | 1  |
| ro , |    | 0    | 1    | 2    | 3    | 4    | 5    | 6    | 7    | 8    | 9    | A     | В    | С    | D    | Ε        | F    | 1  |
| 1000 | 0  |      | SBA  | BRA  | TSX  |      | N    | EG   |      |      |      |       | S    | UB   |      | <b>L</b> |      | †  |
| 1000 | 1  | NOP  | CBA  | BAN  | INS  |      |      | Α    | IM   | į    |      |       | CI   | MP   |      |          |      | T  |
| 0010 | 2  |      |      | BHi  | PULA |      |      | 0    | IM   |      |      |       | S    | BC   |      |          |      | 1  |
| 0011 | 3  |      |      | BLS  | PULB |      | C    | MC   |      |      | SU   | BD    |      |      | AD   | DD       |      | 1  |
| 0100 | 4  | LSRD |      | BCC  | DES  |      | L    | SR   |      |      |      |       | Al   | ND   |      |          |      | T  |
| 0101 | 5  | ASLD |      | 8CS  | TXS  |      |      | E    | IM.  |      |      |       | В    | IT.  |      |          |      | t  |
| 0110 | 6  | TAP  | TAB  | BNE  | PSHA |      | R    | OR   |      |      |      |       | LI   | )A   |      |          |      | †  |
| 0113 | 7  | TPA  | TBA  | BEQ  | PSHB |      | A    | SR   |      |      |      | STA   |      | 1    |      | STA      |      | t  |
| 1600 | 8  | INX  | XGDX | BVC  | PULX |      | A    | SL   |      | F    |      |       | E    | OR   |      |          |      | 1  |
| 1001 | g  | DEX  | DAA  | BVS  | RTS  | T    | R    | OL   |      |      |      |       | Ai   | DC.  |      |          |      | 1  |
| 1018 | A  | CLA  | SLP  | BPL  | ABX  |      | D    | EC   |      |      |      |       | 0    | RA . |      |          |      | 17 |
| 1011 | В  | SEV  | ABA  | BMI  | RT1  |      |      | T.   | IM   |      |      |       | Al   | OD.  |      |          |      | 1  |
| 1100 | С  | CLC  |      | BGE  | PSHX |      | 15   | 4C   | ·    |      | CI   | PX    |      | [    | L    | DD D     |      | 1  |
| 1101 | D  | SEC  |      | BLT  | MUL  |      | T    | ST   |      | BSR  |      | JSR   |      |      |      | STD      |      | 1  |
| 1110 | E  | CLI  |      | BGT  | IAW  |      |      | ال   | MP   |      | L    | os .  |      |      | LE   | ×        |      | 1  |
| 1111 | F  | SEI  |      | BLE  | SWI  | _    | C    | LR   |      |      |      | STS   |      |      |      | STX      | ·    | 1  |
|      |    | 0    | 1    | 2    | 3    | 4    | 5    | 6    | 7    | 8    | 9    | A     | В    | C    | D    | Ε        | F    | +  |

UNDEFINED OF CODE

Only each instructions of AIM, OIM, EIM, TIM

### ■ CPU OPERATION

 CPU Instruction Flow
 When operating, the CPU fetches an instruction from a When operating, the CPU tetches an instruction from a memory and executes the required function. This sequence starts with RES cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while NMI, IRQ1, IRQ2, IRQ3, HALT and STBY control it. Fig. 24 gives the CPU mode transition and Fig. 25 the CPU system flow chart. Table 15 shows CPU operating states and port states.

Operation at Each Instruction Cycle

Table 16 shows the operation at each instruction cycle.

By the pipeline control of the HD6303X, MULT, PUL, DAA and XGDX instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one —— op code fetch to the next instruction on code. to the next instruction op code.

Table 15 CPU Operation State and Port State


| Port                            | Reset | STBY*** | HALT | Sleep |
|---------------------------------|-------|---------|------|-------|
| A <sub>0</sub> ~ A <sub>7</sub> | Н     | Т       | Τ    | Н     |
| Port 2                          | T     | T       | Keep | Keep  |
| D <sub>0</sub> ~ D <sub>7</sub> | T     | τ       | T    | Т     |
| A8 ~ A15                        | Н     | T       | T    | Н     |
| Port 5                          | Т     | T       | Т    | T     |
| Port 6                          | Т     | Т       | Keep | Кеер  |
| Control<br>Signal               | *     | т       | **   | *     |

- H; High, L; Low, T; High Impedance

   RD, WR, R/W, LTR = H, BA = L

   RD, WR, R/W = T, LTR, BA = H

  •• E pin goes to high impedance state.



.\_\_ Figure 24 CPU Operation Mode Transition

(1) HITACHI




Figure 25 HD6303X System Flow Chart

122

Table 16 Cycle-by-Cycle Operation

|        | s Mode & | Cycles   | Cycle | Address Bus             | R W     | RD  | WA  | LIR | Data Bus                 |
|--------|----------|--|-------|-------------------------|---------|-----|-----|-----|--------------------------|
| Instr  | uctions  |  | # 1   |                         | نـــــا | L   |     |     |                          |
| MMEDIA | TE       |  |       |                         |         |     |     |     |                          |
| ADC    | ADD      |  | 1     | Op Code Address + 1     | 11      | 0   | 1   | 1   | Operand Data             |
| AND    | BIT      | 1  | 2     | Op Code Address + 2     | 1       | 0   | 1   | 0   | Next Op Code             |
| CMP    | EOR      | 2  | 1     |                         |         |     |     |     |                          |
| LDA    | ORA      | i i  | 1     |                         |         |     |     |     | l                        |
| SBC    | SUB      | 1  |       |                         |         |     |     |     |                          |
| ADDD   | CPX      | 1  | 1     | Op Code Address+1       | 1 1     | 0   | 1   | 1   | Operand Data (MSB)       |
| LDD    | LDS      | 3  | 2     | Op Code Address +2      | 1       | 0   | 1   | 1   | Operand Data (LSB)       |
| LDX    | SUBD     | 1  | 3     | Op Code Address+3       | 1       | 0   | 1   | 0   | Next Op Code             |
| HRECT  |          |  |       |                         |         |     |     |     |                          |
| ADC    | ADD      | 1  | 1     | Op Code Address + 1     | 1 1     | Ō   | 1   | 1   | Address of Operand (LSB  |
| AND    | BIT      | 1  | 2     | Address of Operand      | 1       | 0   | 1   | 1   | Operand Data             |
| CMP    | EOR      | 3  | 3     | Op Code Address + 2     | 1       | 0   | 1   | 0   | Next Op Code             |
| LDA    | ARO      | 1  | 1     | _                       |         |     | 1   | l   | ł                        |
| SBC    | SUB      | i  | 1     |                         |         |     | i   | l   | i                        |
| STA    |          | <del>                                     </del> | 1     | Op Code Address + 1     | 1       | 0   | 1   | 1   | Destination Address      |
|        |          | 3  | 2     | Destination Address     | 0       | 1   | 0   | 1   | Accumulator Data         |
|        |          | 1  | 3     | Op Code Address † 2     | 1       | 0   | 1   | 0   | Next Op Code             |
| ADDD   | CPX      | 1  | 1     | Op Code Address+1       | 1       | 0   | 1   | 1   | Address of Operand (LSB  |
| LDD    | LDS      | 4  | 2     | Address of Operand      | 1       | 0   | 1   | 1   | Operand Data (MSB)       |
| LDX    | SUBD     | 4  | 3     | Address of Operand + 1  | 1       | 0   | 1   | 1   | Operand Data (LSB)       |
|        |          |  | 4     | Op Code Address + 2     | 1       | 0   | 1   | 0   | Next Op Code             |
| STD    | STS      |  | 1     | Op Code Address + 1     | 1       | ō   | 1   | 1 1 | Destination Address (LSB |
| STX    |          | 4  | 2     | Destination Address     | 0       | 1   | 0   | 1   | Register Data (MSB)      |
|        |          | 4  | 3     | Destination Address + 1 | 0       | 1   | 0   | 1   | Register Data (LSB)      |
|        |          | 1  | 4     | Op Code Address + 2     | 1_1_    | 0   | 1   | 0   | Next Op Code             |
| JSR    |          | 1  | 1     | Op Code Address + 1     | 1       | 0   | 1   | 1   | Jump Address (LSB)       |
|        |          |  | 2     | FFFF                    | 1       | 1   | 1   | 1   | Restart Address (LSB)    |
|        |          | 5  | 3     | Stack Pointer           | 0       | 1   | 0   | 1   | Return Address (LSB)     |
|        |          |  | 4     | Stack Pointer - 1       | 0       | 1   | 0   | 1   | Return Address (MSB)     |
|        |          |  | 5     | Jump Address            | 1       | 0   | 1   | 0   | First Subroutine Op Code |
| TIM    |          | T -  | 1     | Op Code Address + 1     | 1       | 0   | 7   | 1   | Immediate Data           |
|        |          | 1 4  | 2     | Op Code Address +2      | 1       | 0   | 1   | 1   | Address of Operand (LSE  |
|        |          | 1 7  | 3     | Address of Operand      | 1       | 0   | 1   | 1   | Operand Data             |
|        |          |  | 4     | Op Code Address + 3     | 1 1     | 0   | 1 1 | 0   | Next Op Code             |
| AIM    | ETM      |  |       | Op Code Address + 1     | 1       | 0   |     | 1   | Immediate Data           |
| OIM    |          |  | 2     | Op Code Address + 2     | 1       | 0   | 1   | 1 1 | Address of Operand (LSE  |
|        |          | 6  | 3     | Address of Operand      | 1       | 0   | 1   | 1   | Operand Data             |
|        |          | "  | 4     | FFFF                    | 1       | 1 1 | t   | 1   | Restart Address (LSB)    |
|        |          | 1  | 5     | Address of Operand      | 0       | 1   | 0   | 1 1 | New Operand Data         |
|        |          | 1  | 6     | Op Code Address + 3     | 1       | 0   | 1   | 0   | Next Op Code             |



| Address Mode &<br>Instructions | Cycles   | Cycle<br># | Address Bus         | R/W | RD | WA   | LIR | Data Bus                     |
|--------------------------------|----------|------------|---------------------|-----|----|------|-----|------------------------------|
| NDEXED                         |          |            |                     |     |    |      |     |                              |
| JMP                            |          | 1          | Op Code Address+1   | 77  | 0  | Ť    | 1   | Offset                       |
|                                | 3        | 2          | FFFF                | 1   | 1  | 1 1  | 1   | Restart Address (LSB)        |
|                                | ļ        | 3          | Jump Address        | 1   | 0  | 1    | 0   | First Op Code of Jump Routin |
| ADC ADD                        |          | 1          | Op Code Address + 1 | 1   | 0  | 1    | ī   | Offset                       |
| AND BIT                        |          | 2          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
| CMP EOR                        | 4        | 3          | IX+Offset           | 1   | 0  | 1    | 1   | Operand Data                 |
| LDA ORA                        | <b>"</b> | 4          | Op Code Address+2   | 1   | 0  | 1    | 0   | Next Op Code                 |
| SBC SUB                        | İ        | 1          |                     |     |    |      |     | 1                            |
| TST                            |          |            |                     | _1. |    |      |     | 1                            |
| STA                            |          | 1 "        | Op Code Address+1   | 1   | 0  | 1    | 1   | Offset                       |
|                                | 4        | 2          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
|                                | 1        | 3          | IX+Offset           | 0   | 1  | 0    | 1   | Accumulator Data             |
|                                |          | 4          | Op Code Address+2   | 1   | 0  | ı    | 0   | Next Op Code                 |
| ADDD                           |          | 1          | Op Code Address + 1 | 1   | 0  | 1    | 1   | Offset                       |
| CPX LDD                        | 1        | 2          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
| LDS LDX                        | 5        | 3          | IX+Offset           | 1   | 0  | 1    | 1   | Operand Data (MSB)           |
| SUBD                           | 1        | 4          | IX+Offset+1         | 1 1 | 0  | 1    | 1   | Operand Data (LSB)           |
|                                |          | 5          | Op Code Address + 2 | _ 1 | 0  | 1    | 0   | Next Op Code                 |
| STD STS                        |          | 1          | Op Code Address+1   | 1   | 0  | 1    | 1   | Offset                       |
| STX                            | 1        | 2          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
|                                | 5        | 3          | 1X+Offset           | 0   | 1  | 0    | 1   | Register Data (MSB)          |
|                                | 1        | 4          | IX+Offset+1         | 0   | 1  | 0    | 1   | Register Data (LSB)          |
|                                |          | 5          | Op Code Address + 2 | 1 1 | 0  | 1    | 0   | Next Op Code                 |
| JSR                            |          | , ,        | Op Code Address + 1 | 1   | 0  | 1    | 1   | Offset                       |
|                                | 1        | 2          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
|                                | 5        | 3          | Stack Pointer       | 0   | 1  | 0    | 1   | Return Address (LSB)         |
|                                | 1        | 4          | Stack Pointer - 1   | 0   | 1  | 0    | 1   | Return Address (MSB)         |
|                                |          | 5          | IX+Offset           | 1   | 0  | 1_1_ | 0   | First Subroutine Op Code     |
| ASL ASR                        | 1        | 1          | Op Code Address + 1 | 1   | 0  | 1    | 1   | Offset                       |
| COM DEC                        |          | 2          | FFFF                | 1 1 | 1  | 1    | 1   | Restart Address (LSB)        |
| INC LSR                        | 6        | 3          | IX + Offset         | 1   | 0  | 1    | 1   | Operand Data                 |
| NEG ROL                        |          | 4          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
| ROR                            | 1        | 5          | IX+Offset           | 0   | 1  | 0    | 3   | New Operand Data             |
| BILL                           |          | -6         | Op Code Address+2   | 1   | 0  | 1    | 0   | Next Op Code                 |
| TIM                            |          | 1          | Op Code Address + 1 | 1   | 0  | 1    | 1   | Immediate Data               |
|                                | 1 _      | 2          | Op Code Address + 2 | 1   | 0  | 1    | 1   | Offset                       |
|                                | 5        | 3          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
|                                |          | 4 !        | IX+Offset           | 1   | 0  | 1    | 1   | Operand Data                 |
| CLR                            |          | 5          | Op Code Address+3   | 1   | 0  | 1    | 0   | Next Op Code                 |
| CER                            | 1        | 1          | Op Code Address + 1 | 1   | 0  | 1    | 1 " | Offset                       |
|                                | 1 _      | 2          | FFFF ·              | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
|                                | 5        | 3          | IX+Offset           | 1   | 0  | 1    | 1   | Operand Data                 |
|                                | 1        | 4          | IX+Offset           | 0   | 1  | 0    | 1   | 00                           |
| AIM EIM                        |          | 5          | Op Code Address + 2 | 1   | 0  | 1    | 0   | Next Op Code                 |
| OIM                            |          |            | Op Code Address + 1 | 1   | 0  | 1    | 1   | Immediate Data               |
| OIM                            |          | 2          | Op Code Address + 2 | 1 1 | 0  | 1    | 1   | Offset                       |
|                                | _        | 3          | FFFF                | 1   | 1  | 1    | 1   | Restart Address (LSB)        |
|                                | 7        | 4          | IX+Offset           | 1   | 0  | 1    | 1   | Operand Data                 |
|                                | 1        | 5          | FFFF                | 1 1 | 1  | 1    | 1   | Restart Address (LSB)        |
|                                |          | 6          | IX+Offset           | 0   | 1  | 0    | 1   | New Operand Data             |
|                                |          | 1          | Op Code Address + 3 | 1 1 | 0  | 1    | 0   | Next Op Code                 |

| Address Mode &<br>Instructions | Cycles        | Cycle<br># | Address Bus             | R/W | RD | WR   | LIR | Data Bus                  |
|--------------------------------|---------------|------------|-------------------------|-----|----|------|-----|---------------------------|
| XTEND                          |               |            |                         |     |    | •    |     |                           |
| JMP                            | $\overline{}$ | 1 1        | Op Code Address+1       | 11  | 0  | 1    | 1   | Jump Address (MSB)        |
|                                | 3             | 2          | Op Code Address + 2     | 1   | 0  | 1    | 1   | Jump Address (LSB)        |
|                                | 1             | 3          | Jump Address            | 1   | 0  | 1    | 0   | Next Op Code              |
| ADC ADD TST                    | i –           | 1          | Op Code Address + 1     | 1   | 0  | 1    | 1   | Address of Operand (MSE   |
| AND BIT                        | 4             | 2          | Op Code Address + 2     | 1   | 0  | 1    | 1   | Address of Operand (LSB   |
| CMP EOR                        | •             | 3          | Address of Operand      | 1   | 0  | 1    | 1   | Operand Data              |
| LDA ORA<br>SBC SUB             |               | 4          | Op Code Address+3       | 1   | ٥  | 1    | 0   | Next Op Code              |
| STA                            |               | 1          | Op Code Address + 1     | 1   | 0  | 1    | 7   | Destination Address (MSE  |
|                                | 4             | 2          | Op Code Address + 2     | 1   | 0  | 1    | 1   | Destination Address (LSB) |
|                                | *             | 3          | Destination Address     | 0   | 1  | 0    | 1   | Accumulator Data          |
|                                |               | 4          | Op Code Address + 3     | 1   | 0  | 1    | 0   | Next Op Code              |
| ADDD                           |               | 1          | Op Cade Address + 1     | 1   | 0  | 1    | 1   | Address of Operand (MSI   |
| CPX LDD                        | 1             | 2          | Op Code Address + 2     | 1 1 | 0  | 1    | 1   | Address of Operand (LSB   |
| LDS LDX                        | 5             | 3          | Address of Operand      | 1   | 0  | 1    | 1   | Operand Data (MSB)        |
| SUBD                           |               | 4          | Address of Operand +1   | 1   | 0  | 1    | 1   | Operand Data (LSB)        |
|                                | <u>t</u>      | 5          | Op Code Address+3       | 1   | 0  | 1    | 0   | Next Op Code              |
| STD STS                        |               | 1          | Op Code Address + 1     | 1 1 | 0  | 1    | 1   | Destination Address (MSI  |
| STX                            | 1             | 2          | Op Code Address+2       | 1   | 0  | 1    | 1   | Destination Address (LSB  |
|                                | 5             | 3          | Destination Address     | 0   | 1  | 0    | 1   | Register Data (MSB)       |
|                                |               | 4          | Destination Address + 1 | 0   | 1  | 0    | 1   | Register Data (LSB)       |
|                                |               | 5          | Op Code Address+3       | 11  | 0  | 1    | 0   | Next Op Code              |
| JSA                            |               | 1          | Op Code Address+1       | 1   | 0  | 1    | 1   | Jump Address (MSB)        |
|                                | 1             | 2          | Op Code Address+2       | 1   | 0  | 1    | 1   | Jump Address (LSB)        |
|                                | 6             | 3          | FFFF                    | 1   | 1  | 1    | 1   | Restart Address (LSB)     |
|                                | 1 "           | 4          | Stack Pointer           | 0   | 1  | 0    | 1   | Return Address (LSB)      |
|                                | 1             | 5          | Stack Pointer - 1       | 0   | 1  | 0    | 1   | Return Address (MSB)      |
|                                |               | 6          | Jump Address            | 1   | 0  | 1_1_ | 0   | First Subroutine Op Code  |
| ASL ASR                        |               | 1          | Op Code Address + 1     | 1   | 0  | 1    | 1   | Address of Operand (MSI   |
| COM DEC                        | 1             | 2          | Op Code Address+2       | 1   | 0  | 1    | 1   | Address of Operand (LSB   |
| INC LSR                        | 6             | 3          | Address of Operand      | 1   | 0  | 1    | 1   | Operand Data              |
| NEG ROL                        | ľ             | 4          | FFFF                    | 1   | 1  | 1    | 1   | Restart Address (LSB)     |
| ROR                            | 1             | 5          | Address of Operand      | 0   | 1  | 0    | 1   | New Operand Data          |
|                                |               | 6          | Op Code Address + 3     | 1   | 0  | 11   | 0   | Next Op Code              |
| CLR                            |               | 1          | Op Code Address + 1     | 1   | 0  | 1    | 1   | Address of Operand (MSI   |
|                                | 1             | 2          | Op Code Address+2       | 1   | 0  | 1    | 1   | Address of Operand (LSB   |
|                                | 5             | 3          | Address of Operand      | 1   | 0  | 1    | 1   | Operand Data              |
|                                | 1             | 4          | Address of Operand      | 0   | 1  | 0    | 1   | 00                        |
|                                | i             | 5          | Op Code Address + 3     | 1 1 | 0  | 1    | 0   | Next Op Code              |



|              | ss Mode &<br>ructions | Cycles | Cycle<br># | Address Bus         | n/W                | AD               | WH                 | LIR | Data Bus                     |
|--------------|-----------------------|--------|------------|---------------------|--------------------|------------------|--------------------|-----|------------------------------|
| MPLIED       | )                     |        |            |                     |                    | <u> </u>         |                    | L   |                              |
| ABA          | ABX                   |        | 1          | Op Code Address + 1 |                    | -                |                    | ,   |                              |
| ASL          | ASLD                  | 1 1    |            | OP COUR AUGIESS T   | 1 '                | 0                | 1                  | 0   | Next Op Code                 |
| ASR          | CBA                   | 1 1    |            | ĺ                   |                    | 1                | ļ                  | 1   |                              |
| CLC          | CLI                   |        |            |                     |                    | l                | 1                  | ļ   |                              |
| CLR          | CLV                   |        |            |                     | 1 1                | l                | 1                  | ł   | 1                            |
| COM          | DEC                   | i I    |            |                     |                    | 1                | 1                  | ĺ   | 1                            |
| DES          | DEX                   |        |            |                     | į į                |                  | 1                  | ļ   | 1                            |
| INC          | INS                   | 1 1    |            |                     |                    |                  | ľ                  |     | ]                            |
| INX          | LSR                   |        |            |                     |                    |                  | 1 .                |     | ]                            |
| LSAD         | ROL                   | '      |            |                     |                    |                  | 1                  |     | ]                            |
| ROR          | NOP                   | 1 1    |            |                     |                    |                  |                    |     | 1                            |
| SBA          | SEC                   |        |            |                     | 1 1                |                  |                    |     | !                            |
|              |                       | 1 1    | 1          |                     |                    |                  | i l                |     | }                            |
| SEI          | SEV                   |        |            |                     | 1 1                |                  | 1 1                |     | 1                            |
| TAB          | TAP                   | 1 1    | - 1        |                     | 1 1                |                  |                    |     | i                            |
| ABT          | TPA                   | 1      | 1          |                     |                    |                  | ! !                |     | ľ                            |
| TST          | TSX                   | 1 1    | i          |                     | 1 1                |                  |                    |     |                              |
| TXS          |                       |        |            |                     | i I                |                  |                    |     | 1                            |
| DAA          | XGDX                  | 2      | 1          | Op Code Address + 1 | 1                  | 0                | 1                  | 0   | Next Op Code                 |
| ULA          | PULB                  |        | 2          | FFFF                | 1                  | 1 .              | , ,                | 1   | Restart Address (LSB)        |
| ULA          | PULB                  |        | 1          | Op Code Address + 1 | 1 1                | 0                | 1                  | ō   | Next Op Code                 |
|              |                       | 3      | 2          | FFFF                | 1 1                | 1                | 1                  | 1 . | Restart Address (LSB)        |
|              |                       |        | 3          | Stack Pointer + 1   | 1 1                | 0                | 1                  | 1   | Data from Stack              |
| SHA          | PSHB                  |        | 1          | Op Code Address + 1 | 1                  | -6               | 1                  | i   | Next Op Code                 |
|              |                       | 4      | 2          | FFFF                | 1                  | 1                | 1                  | i   | Restart Address (LSB)        |
|              |                       | *      | 3          | Stack Pointer       |                    | 1                | 6                  | 1   | Accumulator Data             |
|              |                       |        | 4          | Op Code Address + 1 | 1 1                | ò                | ĭ                  | ò   | Next Op Code                 |
| ULX          |                       |        | 1          | Op Code Address+1   | 1                  | ŏ                | <del>- i -  </del> | ŏ   | Next Op Code                 |
|              |                       | 4      | 2          | FFFF                | 1 1                | 1                | i                  | 1   |                              |
|              |                       | 7      | 3          | Stack Pointer + 1   |                    | o l              |                    | - 1 | Restart Address (LSB)        |
|              |                       | 1      | 4          | Stack Pointer + 2   | 1 1                | ŏ                | 1                  | 1   | Data from Stack (MSB)        |
| SHX          |                       |        | 1          | Op Code Address + 1 | 1 i -              | <del>- ŏ  </del> | 1                  | +   | Data from Stack (LSB)        |
|              | 1                     |        | 2          | FFFF                | 1 1                | ĭ                | ;                  | i   | Next Op Code                 |
|              | - 1                   | 5      | 3          | Stack Pointer       |                    | i 1              | 0                  |     | Restart Address (LSB)        |
|              | ì                     |        | 4          | Stack Pointer - 1   | 0                  | 1                | 0                  | 1   | Index Register (LSB)         |
|              |                       |        | 5          | Op Code Address + 1 |                    | 0                | 1                  | 1 1 | Index Register (MSB)         |
| TS           |                       | -      | 1          | Op Code Address + 1 | <del>       </del> | 0                | <del>-  -  -</del> | 0   | Next Op Code                 |
|              |                       |        | 2          | FFFF                |                    | 1                | - ; ]              | 1   | Next Op Code                 |
|              |                       | 5      | 3          | Stack Pointer + 1   | 1 1                |                  | - 1                | 1   | Restart Address (LSB)        |
|              | 4                     | - 1    | 4          | Stack Pointer + 2   | $\perp$ ; $\perp$  | 0                | 1                  | 1   | Return Address (MSB)         |
|              | 1                     |        | 5          | Return Address      |                    | 0                | 1                  | 1   | Return Address (LSB)         |
| IUL.         |                       | -+     | 1          | Op Code Address + 1 | 11                 | 0                | -!-                | 0   | First Op Code of Return Rout |
| <del>-</del> | 1                     | İ      | 2          | FFFF                |                    | 0                | 1                  | 0   | Next Op Code                 |
|              |                       | l      | 3          | FFFF                | 1 1                | 1                | 1                  | 1   | Restart Address (LSB)        |
|              |                       | 7      | 4          |                     | 1                  | 1                | 1                  | 1   | Restart Address (LSB)        |
|              |                       | 1      |            | FFFF                | 1 1                | 1                | 1                  | 1   | Restart Address (LSB)        |
|              | ı                     | - 1    | 5          | FFFF                | 1                  | 1                | 1                  | 1   | Restart Address (LSB)        |
|              | ļ                     | 1      | 6          | FFFF                | 1 1                | 1                | 1                  | 1   | Restart Address (LSB)        |
|              |                       |        | 7. [       | FFFF                | 1 1                | 1                | 1                  | 1   | Restart Address (LSB)        |

| Address Mode &<br>Instructions  | Cycles | Cycle<br>#  | Address Bus  | R/W      | RD  | WA | UR  | Data Bus  |
|---|--------|-------------|--|----------|-----|----|-----|---|
| IMPLIED   |        |             |  |          |     |    |     |   |
| WAI   |        | 1           | Op Code Address+1  | 1        | 0   | 1  | 1   | Next Op Code  |
|   | 1      | 2           | FFFF   | 1        | 1   | 1  | 1   | Restart Address (LSB)                               |
|   |        | 3           | Stack Pointer  | 0        | 1   | 0  | 1   | Return Address (LSB)                                |
|   |        | 4           | Stack Pointer - 1  | 0        | 1   | 0  | 1   | Return Address (MSB)                                |
|   | 9      | 5           | Stack Pointer - 2  | 0        | 1   | 0  | 1   | Index Register (LSB)                                |
|   | 1      | 6           | Stack Pointer-3  | 0        | 1   | 0  | 1   | Index Register (MSB)                                |
|   |        | 7           | Stack Pointer - 4  | 0        | 1   | 0  | 1   | Accumulator A                                       |
|   | i      | 8           | Stack Pointer - 5  | 0        | 1   | 0  | 1   | Accumulator B                                       |
|   |        | 9           | Stack Pointer - 6  | 0        | 1   | 0  | 1   | Conditional Code Register                           |
| RT  | 1      | 1           | Op Code Address+1  | 1        | 0   | 1  | 1   | Next Op Code  |
|   |        | 2           | FFFF   | 1        | 1   | 1  | 1   | Restart Address (LSB)                               |
|   |        | 3           | Stack Pointer + 1  | 1        | 0   | 1  | 1   | Conditional Code Register                           |
|   | ]      | 4           | Stack Pointer + 2  | 1        | 0   | 1  | 1   | Accumulator B                                       |
|   | 10     | 5           | Stack Pointer + 3  | 1        | 0   | 1  | 1   | Accumulator A                                       |
|   |        | 6           | Stack Pointer+4  | 1        | 0   | 1  | 1   | Index Register (MSB)                                |
|   |        | 7           | Stack Pointer + 5  | 1        | 0   | 1  | 1   | Index Register (LSB)                                |
|   |        | 8           | Stack Pointer+6  | !        | 0   | 1  | 1   | Return Address (MSB)                                |
|   |        | 9           | Stack Pointer + 7  | 1        | 0   | 1  | 1   | Return Address (LSB)                                |
| ****  |        | 10          | Return Address   | 1        | 0   | 1  | 0   | First Op Code of Return Routin                      |
| SWI   |        | 1           | Op Code Address + 1                                      | 1        | 0   | 1  | 1   | Next Op Code  |
|   | l      | 2           | FFFF   | 1        | 1   | 1  | 1   | Restart Address (LSB)                               |
|   |        | 3           | Stack Pointer  | 0        | 1 1 | 0  | 1   | Return Address (LSB)                                |
|   |        | 4           | Stack Pointer 1  | 0        | 1   | 0  | 1   | Return Address (MSB)                                |
|   |        | 5           | Stack Pointer - 2  | 0        | 1   | 0  | 1   | Index Register (LSB)                                |
|   | 12     | 6           | Stack Pointer - 3  | 0        | 1   | 0  | 1   | Index Register (MSB)                                |
|   |        | 7           | Stack Pointer - 4  | 0        | 1   | 0  | 1   | Accumulator A                                       |
|   | 1      | 8           | Stack Pointer - 5  | 0        | 1   | 0  | 1   | Accumulator B                                       |
|   |        | 9           | Stack Pointer - 6  | 0        | 1   | 0  | 1   | Conditional Code Register                           |
|   |        | 10          | Vector Address FFFA                                      | 1        | 0   | 1  | 1   | Address of SWI Routine (MSB                         |
|   |        | 11          | Vector Address FFFB                                      | 1 1      | 0   | 1  | 1   | Address of SWI Routine (LSB)                        |
| #1 X  |        | 12          | Address of SWI Routing                                   | 1        | 0   | 1  | 0   | First Op Code of SWI Routine                        |
| SLP   |        | 1           | Op Code Address+1  |          | 0   | 1  | 1   | Next Op Code  |
|   |        | 2           | FFFF   | 1 1      | 1   | ,  | 1   | Restart Address (LSB)                               |
|   |        |             | •  |          | 1   |    |     | <b>!</b> !  |
|   | 4      | Steep       |  |          | 1   |    |     | 1 1   |
|   | 1      |             |  |          |     |    |     | <b>!</b> !  |
|   |        | 3           | FFFF   | ;        | !   | :  |     | 1   |
|   |        | 4           |  | 1        | 1 0 | 1  | 1 0 | Restart Address (LSB)                               |
|   | L      | 4           | Op Code Address + 1                                      | <u> </u> | Ü   | 1  | 0   | Next Op Code  |
|   |        |             |  |          |     |    |     |   |
| ELATIVE   |        | 1           | Op Code Address + 1                                      | 1        |     |    |     | 1 8 50  |
|   | 1      | 2           | Up Code Address + 1                                      | 1        | 0   | 1  | 1   | Branch Offset                                       |
| BCC BCS   | 1 2    |             | FFFF   | 1        | ۱ ' | 1  | 1   | Restart Address (LSB) First Op Code of Branch Route |
| BEQ BGE   | 3      | 1 1         | Ones Address Trace """                                   |          |     |    | 1   |   |
| BEQ BGE<br>BGT BHI  | 3      | 3           | Branch Address Test="1"                                  | 1        | 0   | ,  | 0   |   |
| BEQ BGE<br>BGT BHI<br>BLE BLS   | 3      | _           | Branch Address Test = "1" Op Code Address + 1 Test = "0" | 1        | 0   | ,  | 0   | Next Op Code  |
| BEQ BGE<br>BGT BHI<br>BLE BLS<br>BLT BMT                                  | 3      | _           |  | 1        | 0   | ,  | 0   |   |
| BEQ BGE<br>BGT BHI<br>BLE BLS<br>BLT BMT<br>BNE BPL                       | 3      | _           |  | 1        | 0   | 1  | 0   |   |
| BEQ BGE<br>BGT BHI<br>BLE BLS<br>BLT BMT<br>BNE BPL<br>BRA BRN            | 3      | _           |  | 1        | 0   | 1  | 0   |   |
| BEQ BGE<br>BGT BHI<br>BLE BLS<br>BLT BMT<br>BNE BPL<br>BRA BRN<br>BVC BVS | 3      | 3           | Op Code Address + 1···Test = "0"                         |          |     | ·  | -   | Next Op Code  |
| BEQ BGE<br>BGT BHI<br>BLE BLS<br>BLT BMT<br>BNE BPL<br>BRA BRN            | 3      | 3           | Op Code Address + 1 ··· Test = "0"  Op Code Address + 1  | 1        | 0   | 1  | 1   | Next Op Code Offset                                 |
| BEQ BGE<br>BGT BHI<br>BLE BLS<br>BLT BMT<br>BNE BPL<br>BRA BRN<br>BVC BVS |        | 3<br>1<br>2 | Op Code Address+1Test="0" Op Code Address+1 FFFF         | 1        | 0   | 1  | 1   | Next Op Code  Offset Restart Address (LSB)          |
| BEQ BGE<br>BGT BHI<br>BLE BLS<br>BLT BMT<br>BNE BPL<br>BRA BRN<br>BVC BVS | 5      | 3           | Op Code Address + 1 ··· Test = "0"  Op Code Address + 1  | 1        | 0   | 1  | 1   | Next Op Code Offset                                 |

# PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and  $C_L$  must be put as near the HD6303X as




Figure 26 Precaution to the boad design of oscillation circuit

■ RECEIVE MARGIN OF THE SCI
Receive margin of the SCI contained in the HD6303X is shown in Table 17.

Note: SCI = Serial Communication Interface





Figure 27 Example of Oscillation Circuits in Board Design

|         | Table 17                                  |   |
|---------|---|---|
|         | Bit distortion<br>tolerance<br>(t-to) /to | Character distortion tolerance (T-To) /To |
| HD6303X | ±43.7%                                    | ±4.37%                                    |




# HD6303Y, HD63A03Y, **HD63B03Y** CMOS MPU (Micro Processing Unit)

The HD6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 parallel I/O pins, Serial Communication Interface (SCI) and two timers.


#### **FEATURES**

- Instruction Set Compatible with the HD6301V1
- 256 Bytes of RAM 24 Parallel I/O Pins
- Parallel Handshake Interface (Port 6)
  Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer Input Capture Register × 1 Free Running Counter × 1
  Output Compare Register × 2
- 8-Bit Reloadable Timer External Event Counter
  - Square Wave Generation
- Serial Communication Interface (SCI)
  Asynchronous Mode (8 Transmit Formats, Hardware Parity) Clocked Synchronous Mode
- Memory Ready
   Kinds of Memory Ready
- Halt
- Error Detection
   (Address Error, Op-code Error)
- Interrupt External 3, Internal 7
   Maximum 65k Bytes Address Space
- Low Power Dissipation Mode Sleep Mode
- Standby Mode (Hardware Standby, Software Standby) Minimum Instruction Execution Time  $-0.5\mu s$  (f = 2MHz) Wide Range of Operation
  V<sub>CC</sub>=3 to 5.5V (f=0)


V<sub>CC</sub>=3 to 5.5V (f=0.1 to 0.5MHz) (f=0.1 to 1.0MHz : HD6303Y) (f=0.1 to 1.5MHz : HD6303Y) (f=0.1 to 1.5MHz : HD63A03Y) (f=0.1 to 2.0MHz : HD63B03Y)



PIN ARRANGEMENT



# **■ BLOCK DIAGRAM**



### **\* ABSOLUTE MAXIMUM RATINGS**

| item                  | Symbol           | Value                     | Unit |
|-----------------------|------------------|---------------------------|------|
| Supply Voltage        | V <sub>cc</sub>  | -0.3~+7.0                 | ٧    |
| Input Voltage         | Vin              | -0.3~V <sub>cc</sub> +0.3 | ٧    |
| Operating Temperature | Toor             | 0~+70                     | °C   |
| Storage Temperature   | T <sub>stg</sub> | -55~+150                  | °C   |

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field.

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V<sub>in</sub>, V<sub>out</sub>: V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>.

# ■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^{\circ}$ C, unless otherwise noted.)

| ite                            | m  | Symbol           | Test Condition                            | min                  | typ  | max                     | Unit |
|--------------------------------|--|------------------|---|----------------------|------|-------------------------|------|
|                                | RES, STBY  |                  |   | V <sub>CC</sub> -0.5 |      | .,                      |      |
| Input "High" Voltage           | EXTAL  | V <sub>IH</sub>  |   | V <sub>cc</sub> ×0.7 | -    | V <sub>CC</sub><br>+0.3 | V    |
| ,                              | Other Inputs   |                  |   | 2.0                  | _    |                         |      |
| Input "Low" Voltage            | All Inputs   | V <sub>IL</sub>  |   | -0.3                 |      | 0.8                     | ٧    |
| Input Leakage Current          | NMI, RES, STBY,<br>MP <sub>0</sub> , MP <sub>1</sub>   | I <sub>in</sub>  | $V_{in} = 0.5 \sim V_{CC} - 0.5V$         | -                    |      | 1.0                     | μΑ   |
| Three State<br>Leakage Current | A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , RD,<br>WR, R/W, Ports 2, 5, 6 | 1 <sub>TSI</sub> | $V_{in} = 0.5 \sim V_{CC} - 0.5V$         |                      |      | 1.0                     | μΑ   |
| 0                              | All Outputs  | ,                | $I_{OH} = -200\mu A$                      | 2.4                  |      |                         | V    |
| Output "High" Voltage          | An Outputs   | VOH              | $i_{OH} = -10\mu A$                       | V <sub>cc</sub> -0.7 | _    |                         | ٧    |
| Output "Low" Voltage           | All Outputs  | V <sub>OL</sub>  | I <sub>OL</sub> = 1.6mA                   |                      | -    | 0.4                     | V    |
| Darlington Drive<br>Current    | Ports 2, 6   | -1 <sub>ОН</sub> | V <sub>aut</sub> = 1.5V                   | 1.0                  |      | 10.0                    | mA   |
| Input Capacitance              | All Inputs   | C <sub>in</sub>  | $V_{in} = 0V$ , $f = 1MHz$ ,<br>Ta = 25°C | -                    |      | 12.5                    | ρF   |
| Standby Current                | Non Operation  | ISTB             |   | -                    | 3.0  | 15.0                    | μΑ   |
|                                |  |                  | Sleeping (f= 1MHz**)                      | _                    | 1.5  | 3.0                     | mA   |
|                                |  | SLP              | Steeping (f=1.5MHz**)                     | -                    | 2.3  | 4.5                     | mA   |
| O                              |  |                  | Sleeping (f=2MHz**)                       |                      | 3.0  | 6.0                     | mA   |
| Current Dissipation*           |  |                  | Operating (f=1MHz**)                      | -                    | 7.0  | 10.0                    | mA   |
|                                |  | 1cc              | Operating (f=1.5MHz**)                    | T -                  | 10.5 | 15.0                    | mA   |
|                                |  |                  | Operating (f=2MHz**)                      | _                    | 14.0 | 20.0                    | mA   |
| RAM Standby Voltage            |  | V <sub>RAM</sub> |   | 2.0                  | T -  |                         | V    |

V<sub>H</sub> min = V<sub>CC</sub> = 1.0V, V<sub>IL</sub> max = 0.8V (All output terminals are at no load.)
Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typior max. values about Current Dissipations at X MHz operation are decided according to the following formula:

typ: value (f = X MHz) = typ: value (f = 1MHz) × X

max. value (f = X MHz) = max. value (f = 1MHz) × X

(both the sleeping and operating)



## • AC CHARACTERISTICS (V $_{\rm CC} = 5.0 \rm V \pm 10\%$ , V $_{\rm SS} = 0 \rm V$ , T $_{\rm a} = 0 \sim +70 ^{\circ} \rm C$ , unless otherwise noted.) BUS TIMING

| Item                                       |               | Symbol           | Test              | Н   | D6303 | Y   | HE    | 63A0 | 3Y  | н              | 8380 | 3Y    | Unit             |
|--|---------------|------------------|-------------------|-----|-------|-----|-------|------|-----|----------------|------|-------|------------------|
|  |               | Cymbo            | Condition         | min | typ   | max | min   | typ  | max | min            | typ  | max   | Unit             |
| Cycle Time                                 |               | toyo             |                   | 1   | -     | 10  | 0.666 | -    | 10  | 0.5            | -    | 10    | μs               |
| Enable Rise Time                           |               | t <sub>Er</sub>  |                   |     | _     | 25  | -     | -    | 25  | _              | _    | 25    | វាន              |
| Enable Fall Time                           |               | t <sub>Ef</sub>  |                   | -   | _     | 25  | -     | _    | 25  | -              |      | 25    | ns               |
| Enable Pulse Width                         | "High" Level" | PWEH             |                   | 450 | _     | _   | 300   | -    | _   | 220            |      | _     | กร               |
| Enable Pulse Width                         | "Low" Level"  | PWEL             |                   | 450 | _     | -   | 300   | -    | _   | 220            | _    | _     | ns               |
| Address, R/W Delay                         | Time*         | t <sub>AD</sub>  |                   | _   | -     | 250 | _     |      | 190 | -              | _    | 160   | ns               |
| Data Delay Time                            | Write         | <sup>‡</sup> DDW |                   | _   | _     | 200 | -     | _    | 160 | _              |      | 120   | ns               |
| Data Set-up Time                           | Read          | tosa             | F1 - 1            | 80  |       | _   | 70    | _    | _   | 60             |      | - 1   | ns               |
| Address, R/W Hold                          | Time*         | t <sub>AH</sub>  | Fig. 1            | 80  | -     | -   | 50    | _    | -   | 40             | -    | T - 1 | ns               |
| Data Hold Time                             | Write*        | t <sub>HW</sub>  |                   | 70  | _     | -   | 50    | _    | l – | 40             | _    | _     | ns               |
| Read Read                                  |               | t <sub>HR</sub>  |                   | 0   | _     | _   | 0     | _    | _   | 0              | _    | _     | ns               |
| RD, WR Pulse Width*                        |               | PWRW             |                   | 450 | _     | -   | 300   | _    | _   | 220            | _    | -     | ns               |
| RD, WR Delay Time                          |               | t <sub>RWD</sub> |                   | _   |       | 40  | _     | _    | 40  | _              | _    | 40    | ns               |
| RD, WR Hold Time                           |               | t <sub>HRW</sub> | 1<br>1<br>1       | _   | _     | 20  | _     |      | 20  | _              | _    | 20    | ns               |
| LIR Delay Time                             |               | tole             |                   | -   |       | 200 | _     | _    | 160 | <del>  -</del> | _    | 120   | ns               |
| LIR Hold Time                              |               | tHLR             |                   | 10  | _     | -   | 10    | _    | -   | 10             | _    | _     | ns               |
| MR Set-up Time*                            |               | tsmr             |                   | 400 |       | -   | 280   | _    | _   | 230            | _    | _     | ns               |
| MR Hold Time*                              |               | t <sub>HMR</sub> | Fig. 2            | _   | -     | 100 | _     | _    | 70  | _              | _    | 50    | ns               |
| E Clock Pulse Width                        | at MR         | PWEMR            |                   | _   | _     | 9   | -     |      | 9   | _              | _    | 9     | 11.8             |
| Processor Control S                        | et-up Time    | t <sub>PCS</sub> | Fig. 3,<br>13, 14 | 200 | -     | _   | 200   | -    | _   | 200            | -    | -     | ns               |
| Processor Control Rise Time t <sub>p</sub> |               | tpCr             | C'- 0 0           | _   | _     | 100 |       | _    | 100 |                |      | 100   | ns               |
| Processor Control Fall Time tpcf           |               | tpcf             | Fig. 2, 3         | _   | _     | 100 | -     |      | 100 | _              | _    | 100   | ns               |
| BA Delay Time t <sub>BA</sub>              |               | t <sub>BA</sub>  | Fig. 3            | _   | _     | 250 | -     | _    | 190 | _              | _    | 180   | ns               |
| Oscillator Stabilizati                     | on Time       | t <sub>RC</sub>  | Fig. 14           | 20  | _     | -   | 20    |      | _   | 20             |      | _     | ms               |
| Reset Pulse Width                          |               | PWRST            |                   | 3   | _     | 1   | 3     | _    | _   | 3              |      |       | t <sub>cvc</sub> |

<sup>\*</sup> These timings change in approximate proportion to t<sub>cyc</sub>. The figures in this characteristics represent those when t<sub>cyc</sub> is minimum (= in the highest speed operation).

# Peripheral Port Timing

| Itam  | Item         |                   | Test      | Н   | HD6303Y |          | HD63A03Y |     |                | HD63B03Y |     |     | linia |
|---|--------------|-------------------|-----------|-----|---------|----------|----------|-----|----------------|----------|-----|-----|-------|
| 11811   |              | Symbol            | Condition | min | typ     | max      | min      | typ | max            | min      | typ | max | Unit  |
| Peripheral Data<br>Set Up Time                                | Port 2, 5, 6 | t <sub>POSU</sub> |           | 200 | -       | <u> </u> | 200      | -   | -              | 200      | -   | -   | ns    |
| Peripheral Data<br>Hold Time                                  | Port 2, 5, 6 | t <sub>PDH</sub>  | Fig. 5    | 200 | -       | -        | 200      | -   | -              | 200      | -   | -   | ns    |
| Delay Time (From<br>Enable Fall Edge to<br>Peripheral Output) | Port 2, 5, 6 | t <sub>PWD</sub>  | Fig. 6    | -   | -       | 300      | -        | _   | 300            | -        | -   | 300 | ns    |
| Input Strobe Pulse Width                                      |              | 1 <sub>PWIS</sub> |           | 200 |         | -        | 200      | _   | <del>  _</del> | 200      | -   | _   | ns    |
| Input Data Hold Time  | Port 6       | t <sub>iri</sub>  | Fig. 10   | 150 | -       | _        | 150      |     | -              | 150      | _   | -   | ns    |
| Input Data Set-Up Time  | Port 6       | t <sub>is</sub>   | 1         | 100 |         | -        | 100      | -   | -              | 100      | _   | -   | ns    |
| Output Strobe Delay Time                                      |              | t <sub>OSD1</sub> | Fig 11    |     | -   -   | 200      |          | -   | 200            |          |     | 200 |       |
|   |              | tospz             |           | -   |         | 200      | -        | -   | 200            | _        | _   |     | ns    |

# TIMER, SCI TIMING

|  | Item   | Symbol             | Test      | Н   | D <b>63</b> 03 | Y   | Ht  | 083A0 | 3Y  | HD63B03Y |     |     | Unit             |
|--|--|--------------------|-----------|-----|----------------|-----|-----|-------|-----|----------|-----|-----|------------------|
|  | 110111   | Symbol             | Condition | min | typ            | max | min | typ   | max | min      | typ | max | O / in           |
| Timer 1 Input P  | ulse Width   | <sup>‡</sup> PWT   | Fig. 9    | 2.0 | -              | -   | 2.0 | -     | -   | 2.0      | _   | -   | t <sub>cyc</sub> |
| Delay Time (Enable Positive<br>Transition to Timer Output) |  | t <sub>TOD</sub>   | Fig. 7, 8 | -   | _              | 400 | -   | -     | 400 | _        | -   | 400 | ns               |
| SCI Input  | Async. Mode  |                    | Fig. 9    | 1.0 | _              | -   | 1.0 | -     | -   | 1.0      | -   | -   | teye             |
| Clock Cycle  | Clock Sync.  | t <sub>Scyc</sub>  | Fig. 4    | 2.0 | -              | -   | 2.0 | -     | -   | 2.0      | -   | -   | t <sub>cyc</sub> |
| SCI Transmit Data Delay<br>Time (Clock Sync. Mode)         |  | ‡ <sub>TXD</sub>   |           | -   | -              | 220 | -   | -     | 220 | -        | -   | 220 | пз               |
|  | SCI Receive Data Set-up<br>Time (Clock Sync. Model |                    | Fig. 4    | 280 | _              | -   | 280 | -     | -   | 280      | -   | -   | ns.              |
| SCI Receive Da<br>(Clock Sync. M                           |  | t <sub>HRX</sub>   |           | 100 | -              | -   | 100 | -     | -   | 100      | -   | -   | ns.              |
| SCI Input Clock  | Pulse Width  | † <sub>PWSCK</sub> |           | 0.4 | _              | 0.8 | 0.4 | -     | 0.6 | 0.4      | -   | 0.6 | tscyc            |
| Timer 2 Input C  | Clock Cycle  | t <sub>toye</sub>  | 1         | 2.0 | -              | -   | 2.0 | _     | -   | 2.0      | -   | -   | t <sub>cyc</sub> |
| Timer 2 Input Clock Pulse<br>Width                         |  | <sup>‡</sup> PWTCK | Fig. 9    | 200 | _              | _   | 200 | -     | -   | 200      | -   | -   | กร               |
| Timer 1·2, SCi Input Clock<br>Rise Time                    |  | † <sub>CKr</sub>   |           | -   | _              | 100 | -   | -     | 100 | -        | -   | 100 | ns               |
| Timer 1-2, SCI<br>Fall Time                                | Input Clock  | tckf               |           | -   | -              | 100 | -   | -     | 100 | -        | -   | 100 | ns               |






Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing

( HITACHI

134





Figure 3 HALT and BA Timing



\*2.0V is high level when clock input. 2.4V is high level when clock output.

Figure 4 SCI Clocked Synchronous Timing




Figure 5 Port Data Set-up and Hold Times (MPU Read)




Figure 6 Port Data Delay Times (MPU Write)




Figure 7 Timer 1 Output Timing





Figure 9 Timer 1-2, SCI Input Clock Timing






Figure 10 Port 6 Input Latch Timing




Figure 11 Output Strobe Timing




Figure 12 Bus Timing Test Loads (TTL Load)




Figure 13 Interrupt Sequence

136






Figure 14 Reset Timing

# ■ FUNCTIONAL PIN DESCRIPTION • Von. Vo.

V<sub>CC</sub>, V<sub>SS</sub> V<sub>CC</sub> and V  $V_{CC}$  and  $V_{SS}$  provide power to the MPU with  $5V\pm10\%$  supply. In the case of low speed operation (fmax=500kHz), the MPU can operate with 3 to 5.5 volts. Two  $V_{SS}$  pins should be tied to ground.

### XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

EXTAL pin can be drived by the external clock with 45% to 55%

duty. The system clock which is one fourth frequency of the external clock is generated in the LSI. The external clock frequency had clock is generated in the LSI. The external clock requestly should be less than four times of the maximum operating frequency. When using the external clock, XTAL pin should be open. Fig. 15 shows examples of connection circuit. The crystal and  $C_{L1}$ ,  $C_{L2}$  should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

AT Cut Parallel Resonant Crystal Oscillator




Figure 15 Connection Circuit

This pin makes the MPU standby mode. In "Low" level, the os-ciliation stops and the internal clock is stabilized to make reset con-dition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the

standby mode.

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of ports are not initialized during reset, so their contents are undefined in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

(1) Latch the value of the mode program pins; MP<sub>0</sub> and MP<sub>1</sub>.

(2) Initialize each internal register (Refer to Table 4).

(3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ<sub>1</sub>, TRQ<sub>2</sub> and IRQ<sub>2</sub>, this bit should be cleared in advance.

(4) Put the contents (= start address) of the last two addresses (\$FFFE, \$FFFFF) into the program counter and start the pro-

- (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

# Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As



well as the IRQ mentioned below, the instruction being executed at NMI signal detection will proceed to its compeletion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

In response to an NMI interrupt, the contents of the program ounter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt (Note) Arcset start, the stack pointer should be initialized on

an appropriate memory area and then the falling edge be input to  $\overline{NMI}$  pin.


• Interrupt Request (IRQ<sub>1</sub>, IRQ<sub>2</sub>)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete

the current instruction before the acceptance of the request. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be igstarts an interrupt sequence, it set, the interrupt request win be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service

The CPU uses the external interrupt pins  $(\overline{IRQ}_t)$  and  $\overline{IRQ}_t$ ) also as port pins  $P_{so}$  and  $P_{si}$ , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ<sub>2</sub>). IRQ<sub>2</sub> functions just the same as IRQ<sub>1</sub> or IRQ<sub>2</sub> except for its vector address. Fig. 16 shows the block diagram of the interrupt circuit.



(1) HITACHI

Table 1 Interrupt Vector Memory Map

|          | Ve   | ctor | 1                                    |
|----------|------|------|--------------------------------------|
| Priority | MSB  | LSB  | Interrupt                            |
| Highest  | FFFE | FFFF | RES                                  |
| 1        | FFEE | FFEF | TRAP                                 |
|          | FFFC | FFFD | NMI                                  |
|          | FFFA | FFFB | SWI<br>(Software Interrupt)          |
|          | FFF8 | FFF9 | TRO1, ISF (port 6 Input Strobe)      |
|          | FFF6 | FFF7 | ICI<br>(Timer 1 Input Capture)       |
|          | FFF4 | FFF5 | OCI<br>(Timer 1 Output Compare 1, 2) |
|          | FFF2 | FFF3 | TOI<br>(Timer 1 Overflow)            |
|          | FFEC | FFED | CMI<br>(Timer 2 Counter Match)       |
|          | FFEA | FFEB | TRO <sub>2</sub>                     |
| Lowest   | FFFO | FFF1 | SIO<br>(RDRF+ ORFE+ TDRE+ PER)       |

# Mode Program (MP<sub>0</sub>, MP<sub>1</sub>) Set MP<sub>0</sub> "High" and MP<sub>1</sub> "Low".

### Read/Write (R/W)

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

### • RD, WR

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

## • Load Instruction Register (LIR)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

• Memory Ready (MR; P<sub>92</sub>)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. HD6303Y can select three kinds of low-speed memory access method by RAM/Port 5 Control Register's MRE bit and AMRE bit. In the case that CPU accesses low-speed memories by the external MR signal (MRE="1", AMRE="0"), the system clock operates in normal sequence when this signal is in "High".

But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (See Fig. 2). Up to 9μs can be stretched.

During internal address space access or nonvalid memory ac-

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. Refer to "RAM/PORT 5 CONTROL REGISTER" for more

• Halt (HALT; P<sub>53</sub>)
This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU to release ouses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" and releases the buses. Then the CPU returns to the previous sleep state when the HALT signal becomes "High".

(Note) Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation effect the halt is represented.

eration after the halt is cancelled.

### • Bus Available (BA)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303Y doesn't make BA "High" under the same condition.

The HD6303Y provides three 8-bit I/O ports. Each port provides Data Direction Register (DDR) which controls the I/O state by the bit.

Table 2 Port and Data Direction Register Address

| Port   | Port Address | Data Direction Register |
|--------|--------------|-------------------------|
| Port 2 | \$0003       | \$0001                  |
| Port 5 | \$0015       | \$0020                  |
| Port 6 | \$0017       | \$0016                  |


### Port 2

An 8-bit I/O port. Port 2 DDR (P2DDR) controls the I/O state. This port provides DDR corresponding to each bit and can define input or output by the bit ("0" for input, "1" for output).

As Port 2 DDR is cleared during reset, it will be an input port. Port 2 is also used as an I/O pin for timer 1, Timer 2 and the SCI. Pins for Timers and the SCI set or reset each DDR depending on their further than 10 pin for timer 1, Timer 2 and the SCI. their functions and become I/O pins. When port 2 functions as an I/O port after used as I/O pins of the timers or the SCI, the I/O direc-


For 2 can drive one TTL load and 30pF capacitance. This port can produce 1mA when V<sub>out</sub>=1.5V to drive directly the base of Darlington transistor.

P<sub>20</sub> (Tin)
P<sub>20</sub> is also used as an external input pin for the input-capture. This pin is an I/O port which is an input or output as defined by the Data Direction Register (P<sub>20</sub>DDR) ("0" for an input and "1" for an output). Then either a signal to or from P<sub>20</sub> ("to" for an output port, "from" for an input port) is always input to the Timer 1 input capture.



 $P_{21}$  (Tout 1),  $P_{24}$  (Tx),  $P_{28}$  (Tout 2),  $P_{26}$  (Tout 3) These four pins can be also used as output pins for Timer 1, Timer 2 and a transmit output of the SCI. Timer 1, and the SCI


have a register which enables output. By setting these registers, they automatically will be output pins of timer or the SCI.



P<sub>22</sub> (SCLK)


P<sub>21</sub> is also used as a clock I/O pin for the SCI. It is selected as a clock input or output pin by the operating mode of the SCI. It is usa-

ble as an I/O port when the SCI has no clock input or output (as an output port if  $P_{zz}$  DDR=1, as an input port if  $P_{zz}$  DDR=0).



 $P_{23}$  (Rx),  $P_{27}$  (TCLK)  $P_{22}$  and  $P_{27}$  are also used as received data input pins for the SCI and external clock input pins for Timer 2. The SCI and Timer 2 have registers which enable input. If the registers are set, the DDR ( $P_{23}$  DDR,  $P_{27}$  DDR) are cleared and  $P_{23}$  and  $P_{27}$  will be input pins for Rx and TCLK.

Since the SCI will be a clocked synchronous mode by an external clock-input during reset, the DDR of  $P_{21}$  is cleared automatically and  $P_{22}$  is an input port. Set the SCI to a mode where  $P_{21}$  is not used (CC0 or CC1 of the RMC Register is "0" or "1" respectively) and write "1" to the  $P_{22}$  DDR to make  $P_{22}$  an output port.



• Port 5
An 8-bit I/O port. The DDR of port 5 controls I/O state. Each bit of port 5 has a DDR which defines I/O state ("0" for input and "1" for output).


During reset, the DDR of port 5 is cleared and port 5 becomes

an input port.

Port 5 is also usable as IRQ<sub>1</sub>, IRQ<sub>2</sub>, HALT, MR and the strobed signal of port 6 for handshake (IS, OS). It is set to input or output automatically if it is used as these control signal pins (except P<sub>M</sub>, IS). Since the DDR of port 5, as is port 2, is set or reset by the control signal, I/O directions of the I/O ports are retained after the control signal, I/O directions of the I/O ports are retained after the control signal, if disabled, Port 5 can drive one TIL load and 20PE 5. trol signal is disabled. Port 5 can drive one TTL load and 90pF capacitance.

 $P_{80}$  (iR $\Omega_1$ ),  $P_{81}$  (iR $\Omega_2$ )  $P_{80}$  and  $P_{81}$  are also usable as interrupt pins. The RAM/port 5 control registers of IR $Q_1$  and IR $Q_2$  have enable bits (IQ IE, IQ2E). When these bits are set to "1",  $P_{80}$  and  $P_{81}$  will automatically be interrupt input pins.


P<sub>52</sub> (MR), P<sub>53</sub> (HALT)
P<sub>36</sub> and P<sub>35</sub> are also usable as MR and HALT inputs. MR and HALT have enable bits (MRE, HLTE) in the RAM/Port 5 Control Register as IRQ, and IRQ. Since MRE is cleared during reset, P<sub>36</sub> is usable as an I/O port, and HLTE is set during reset, the DDR of P<sub>35</sub> will be automatically reset to be a HALT input pin. HLTE of the RAM/Port 5 Control Register has to be cleared to use P<sub>35</sub> as an I/O port



\* Initializing value during reset; 1RQ1E = "0", 1RQ2E = "0", MRE = "0", HLTE = "1"

 $P_{54}$  (IS)  $P_{54}$  is also usable as the input strobe (IS) for port 6 handshake interface. This pin, as is  $P_{20}$ , is always an 1/0 port. If  $P_{54}$  is used as an


output port (set the DDR of  $P_{s4}$  to "1"), an output signal from  $P_{s4}$  will be the input to  $\overline{18}.$ 






 $P_{55}$  ( $\overline{OS}$ )  $P_{55}$  is also usable as the output strobe ( $\overline{OS}$ ) for port 6 handshake interface. It will be an I/O port during reset, and an  $\overline{OS}$  output pin

by setting the OS enable register (OSE) of the port 6 Control Status Register (P6CSR).




 $P_{56}$ ,  $P_{57}$  $P_{56}$  and  $P_{57}$  are I/O ports.



• Port 6
8-bit I/O port. Port 6 DDR controls I/O state. Each bit of port 6 has a DDR and designates input or output ("0" for input, "1" for output). During reset, Port 6 DDR is cleared and port 6 becomes an input port.

Port 6 controls parallel handshake interface besides functions as an I/O port. Therefore, it provides DDRs to control and IS LATCH to latch the input data.

Port 6 can drive one TTL load and 30pF capacitance. It can drive directly the base of Darlington transistor as port 2.



# BUS

Address Bus  $(A_0 \sim A_{18})$ Address Bus  $(A_0 \sim A_{18})$  is used for addressing the memory and peripheral LSI.

This bus can interface with the bus of HMCS 6800 and drive one TTL load and 90pF capacitance.

 Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)
 8-bit parallel data bus for data transmit between the memory or peripheral LSI. This bus can drive one TTL load and 90pF capaci-

# ■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

# RAM/Port 5 Control Register (RP5CR)

| 7           | 6    | 5            | 4        | 3    | 2   | 1                     | 0         |        |
|-------------|------|--------------|----------|------|-----|-----------------------|-----------|--------|
| STBY<br>PWR | RAME | STBY<br>FLAG | AMR<br>E | HLTE | MRE | IRQ <sub>2</sub><br>E | IRQ;<br>E | \$0014 |

Bit 0, Bit 1 IRO, IRO, Enable Bit (IRO, E, IRO, E)
When using P<sub>so</sub> and P<sub>si</sub> as interrupt pins, write "1" in these bits.
When the bit is set to "1", the DDRs corresponding to P<sub>so</sub> and

 $P_{31}$  are cleared and become  $\overline{IRQ_1}$  input pin and  $\overline{IRQ_2}$  input pin. When  $IRQ_1E$  and  $IRQ_2E$  are set,  $P_{19}$  and  $P_{31}$  cannot be used as an output ports. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits are cleared during reset.

Bit 2 Memory Ready Enable Bit (MRE)
When using P<sub>32</sub> as an input pin of the "memory ready" signal, write "1" in this bit. When set, P<sub>32</sub> DDR is automatically cleared and becomes the MR input pin. The bit is cleared during reset.

When using  $P_{12}$  as an input pin of the HALT signal, write "1" in this bit. When this bit is set,  $P_{12}$  DDR is automatically cleared and becomes the Halt input pin. If the bit is "0", the Halt function is inhibited and  $P_{12}$  is used as an I/O port. The bit is set to "1" during

## Bit 4 Auto Memory Ready Enable Bit (AMRE)

When the bit is set and the CPU accesses the external address, "memory ready" operates automatically and stretches the E clock's "High" duration for one system clock. When MRE bit of bit 2 is cleared and when the CPU accesses the external address space, the function operates. When MRE bit is set and then the CPU accesses the external address space with P<sub>ss</sub>(MR) pin in "low", "memory ready" operates automatically. This bit is set to "1" during reset.

Table 3 "Memory Ready" Function

| MRE | AMRE | Function  |
|-----|------|---|
| 0   | 0    | "Memory ready" inhibited.   |
| 0   | 1    | When the CPU accesses the external address, "High" duration of E clock automatically becomes one-cycle longer. This state is retained during reset.   |
| 1   | 0    | "Memory ready" operates by P <sub>52</sub> (MR) pin. The function is the same as that of the HD6301X0.  |
| 1   | 1    | When the CPU accesses the external address space with the P <sub>52</sub> (MR) pin in "low", the "auto memory ready" operates. This function is effective if it has both "high-speed memory" and "slow memory" outside. Input CS signal of "slow memory" to MR pin. |

Bit 5 Standby Flag (STBY FLAG)

By clearing this flag, HD6303Y gets into the standby mode by software. This flag is set to "1" during reset, so the standby mode is canceled with RES pin in "low". The RES pin should be in "fow" until oscillation becomes stable (min. 20ms.). If the STBY pin in is in "flow", the standby mode can not be canceled with the RES pin in "low".

### Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. When

this bit is cleared (=logic "0") on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

## Bit 7 Standby Power Bit (STBY PWR)

When  $V_{CC}$  is not provided in standby mode, this bit is cleared. This is a flag for read/write and can be read by software. If this bit is set before standby mode, and remains set even after returning from standby mode,  $V_{CC}$  voltage is provided during standby mode and the on-chip RAM data is valid.




Figure 17 Memory Ready Timing


■ Port 6 Control/Status Register
This is the Control/Status Register for parallel handshake inter-

- 1) Latches input data to Port 6 at the IS (P<sub>sc</sub>) falling edge.

  2) Outputs a strobe signal OS (P<sub>sc</sub>) outward by reading or writing to port 6.

  3) When IS FLAG is set at the IS falling edge, an interrupt oc-

The following shows Port 6 Control/Status Register (P6CSR).



Bit 7 is Read-Only bit



Not used.

## Bit 3: Latch Enable

This register controls the input latch for Port 6 (ISLATCH). When this bit is set to "1", the input data to port 6 will be latched inward at the  $\overline{IS}$  ( $P_{sc}$ ) falling edge. An input latch will be canceled by reading Port 6, which enables to latch the next data. If cleared, the input latch remains canceled and this bit functions as a usual input port. This bit is cleared during reset.

Bit 4: OSS Output Strobe Select

This register initiates an output strobe (OS) from P<sub>35</sub> by reading or writing to port 6. When cleared, OS occurs by reading Port 6. When set, OS occurs by writing to Port 6. This bit is cleared during

Bit 5: OSE Output Strobe Enable
This register decides the enabling or disabling of the output

strobe. When cleared,  $P_{68}$  functions as an I/O port. When set,  $P_{89}$  functions as an  $\overline{OS}$  output pin. ( $P_{58}$  DDR is set by OSE.) This bit is cleared during reset.

Bit 6: IS IR $\mathbf{Q}_1$  Enable input Strobe interrupt Enable

When set, an  $\overline{IR}\overline{\mathbf{Q}}_1$  interrupt to the CPU occurs by setting IS FLAG of bit 7. When cleared, the interrupt does not occur. This bit is cleared during reset.

Bit 7: 18 Flag Input Strobe Flag

This flag is set at the IS (P<sub>24</sub>) falling edge. This flag is for readonly. When set, the flag is cleared by reading or writing to Port 6
after reading the Port 6 Control Status Register. This bit is cleared
during reset.

■ MEMORY MAP
The MPU can address up to 65k bytes. Memory map is shown in Fig. 20. 40 addresses (\$0000 ~ \$0027 except \$00, \$02, \$04, \$05, \$06, \$07, \$18) are the internal registers as shown in Table 4.




Figure 18 Input Strobe Interrupt block Diagram




Figure 19 HD8303Y Operating Function



Table 4 Internal Register


| Address | Register                             | Abbreviation | 1 R/W** | Initialized value<br>during reset*** |
|---------|--------------------------------------|--------------|---------|--------------------------------------|
| 00*     | Port 1 DDR (Data Direction Register) | PIDDR        | w       | \$FE                                 |
| 01      | Port 2 DDR                           | P2DDR        | w       | \$00                                 |
| 02*     | Port 1                               | PORT1        | R/W     | indefinite                           |
| 03      | Port 2                               | PORT2        | R/W     | indefinite                           |
| 04*     | Port 3 DDR                           | P3DDR        | W       | \$FE                                 |
| 05*     | Port 4 DDR                           | P4DDR        | w       | \$00                                 |
| 08*     | Port 3                               | PORT3        | R/W     | indefinite                           |
| 07*     | Port 4                               | PORT4        | R/W     | indefinite                           |
| 08      | Timer Control/Status Register 1      | TCSR1        | R/W     | \$00                                 |
| 09      | Free Running Counter (MSB)           | FRCH         | R/W     | \$00                                 |
| 0A      | Free Running Counter (LSB)           | FRCL         | R/W     | \$00                                 |
| OB      | Output Compare Register 1 (MSB)      | OCR1H        | R/W     | \$FF                                 |
| OC      | Output Compare Register 1 (LSB)      | OCRIL        | R/W     | \$FF                                 |
| OD      | Input Capture Register (MSB)         | ICRH         | R       | \$00                                 |
| ΟE      | Input Capture Register (LSB)         | ICRL         | R       | \$00                                 |
| OF      | Timer Control/Status Register 2      | TCSR2        | R/W     | \$10                                 |
| 10      | Rate/Mode Control Register           | RMCR         | R/W     | \$C0                                 |
| 11      | Tx/Rx Control Status Register 1      | TRCSR1       | R/W     | \$20                                 |
| 12      | Receive Data Register                | RDR          | R       | \$00                                 |
| 13      | Transmit Data Register               | TOR          | W       | indefinite                           |
| 14      | RAM/Port 5 Control Register          | RP5CR        | R/W     | \$F8 or \$78                         |
| 15      | Port 5                               | PORT5        | R/W     | indefinite                           |
| 16      | Port 6 DDR                           | P6DDR        | w       | \$00                                 |
| 17      | Port 6                               | PORT6        | R/W     | indefinite                           |
| 18      | Port 7                               | PORT7        | R/W     | indefinite                           |
| 19      | Output Compare Register 2 (MSB)      | OCR2H        | R/W     | \$FF                                 |
| 1A      | Output Compare Register 2 (LSB)      | OCR2L        | R/W     | \$FF                                 |
| 1B      | Timer Control/Status Register 3      | TCSR3        | R/W     | \$20                                 |
| 1C      | Time Constant Register               | TCONR        | w       | \$FF                                 |
| 1D      | Timer 2 Up Counter                   | T2CNT        | R/W     | \$00                                 |
| 1E      | Tx/Rx Control Status Register 2      | TRCSR2       | R/W     | \$28                                 |
| 1F****  | Test Register*                       | TSTREG       | _       | _                                    |
| 20      | PORT 5 DDR                           | P5DDR        | l w     | \$00                                 |
| 21      | PORT 6 Control/Status Register       | P6CSR        | R/W     | \$07                                 |
| 22      | _                                    | 1_           | -       |                                      |
| 23      |                                      |              | 1 _     | <b></b> .                            |
| 24      | ·                                    | l <u>_</u>   |         | _                                    |
| 25      | Re Re                                | served       | 1 _     | _                                    |
| 26      | _                                    |              | _       | _                                    |
| 27      | l _                                  | <u> </u>     | _       | l                                    |

External address.

R: Read-only register, W: Write-only register, R/W: Read/Write register.

When empty bit is in the register, it is set to "1".

Register for test. Don't access this register.



\*This mode does not include the addresses: \$00, \$02, \$04, \$05, \$06, \$07 or \$18 which

Figure 20 HD6303Y Memory Map

# TIMER 1

The HD6303Y provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds

Timer 1 is configured as follows (refer to Fig. 22)

Control/Status Register 1 (8 bit)

- Control/Status Register 2 (7 bit) Free Running Counter (16 bit)

- Output Compare Register 1 (16 bit) Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)

• Free-Running Counter (FRC) (\$0009:000A)

The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared dur-

when writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only lower byte data into

lower 8 bit, but also upper byte data into higher 8 bit of the FRC.
The counter will be as follows when the CPU writes to it by double store instructions (STD, STX, etc.)




Figure 21 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always com-

pared with the FRC.
When the data matches, output compare flag (OCF) in the timer When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (OCR 1) and bit 5 (OCR 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the upper byte of the OCR or FRC. This is to set the 16-bit value valid in the counter register for compare. In addition, it is because counter is to set \$FFF8 at the next cycle of the CPU's upper byte write to the FRC.

For data write to the FRC or the OCR, 2-byte transfer in-struction (such as STX, etc.) should be used.

## • Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read-only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a in other to must the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instituted. The input subtle width a build be study for the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

• Timer Control/Status Register 1 (TCSR1) (\$0008)
The timer control/status register 1 is an 8-bit register. All bits are 

- ting-up (TOF).
- A match has occurred between the FRC and the OCR 1 (OCF1). Bit 6
- Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF). Bit 7

The followings are the each bit descriptions.

### Timer Control/Status Register 1 EICI EOCII ETOI OCF1 TOF IEDG OLVL1 \$0008

## Bit 0

t 0 OLVL1 Output Level 1
OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1), is set to "1", OLVL1 will appear at bit 1 of port 2.

ICF

1 is set to 1 , OLYLI will appear at on 1 or port 2.

1 iEDG input Edge

This bit determines which edge, rising or falling, of input signal of bit 0 of port 2 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge
("High" to "Low") IEDG=1, triggered on a rising edge
("Low" to "High")

## ETO! Enable Timer Overflow Interrunt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

EOCI1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ<sub>2</sub>) by OCI1 interrupt is enabled. When cleared, the interrupt is inhibited.

4 EICI Enable Input Capture Interrupt
When this bit is set, an internal interrupt (IRQ<sub>2</sub>) by ICI inter-

when this both set, an internal interrupt (INC) by a their rupt is enabled. When cleared, the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's MSB byte (\$0009) is read by the CPU after the TCSR1 read at TOF=1.

Bit 6 OCF1 Output Compare Figg 1

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read at OCF=1.


Bit 7 ICF input Capture Flag

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transfer-red to the ICR. Cleared when reading the upper byte (\$000D) of the ICR after the TCSR1 or TCSR2 read at ICF=1.

 Timer Control/Status Register 2 (TCSR2) (\$000F)
 The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

- A match has occurred between the FRC and the OCR2
- Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.

### Timer Control/Status Register 2



t 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.

t 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.

OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

O port. When set, it will be an output of OLVL2 automatically, it 2 OLVL2 Output Level 2
OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2), is set to "1", OLVL2 will appear at port 2, bit 5.

3 EOCI2 Enable Output Compare Interrupt 2, bit 5.
When this bit is set, an internal interrupt (IRQ<sub>4</sub>) by OCI2 interrupt is enabled. When cleared, the interrupt is inhibited.

### Bit 5

to Not used
to OCF2 Output Compare Flag 2
This read-only bit is set when a match has occurred between
the counter and the OCR2. Cleared when writing to the OCR2
(\$0019 or \$001A) after the TCSR2 read at OCF2=1.

Bit 6 OCF1 Output Compare Flag 1
Bit 7 ICF Input Capture Flag
OCF1 and ICF are dual addressed. If which register, TCSR1
or TCSR2, CPU reads, it can read OCF1 and ICF to bit 6 and bit

7.

Both the TCSR1 and TCSR2 will be cleared during reset.

Otel If OEI or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 22 Timer 1 Block Diagram



■ TIMER 2
In addition to the timer 1, the HD6303Y provides an 8-bit re-In addition to the timer 1, the Process's provides an a-on re-loadable timer, which is capable of counting the external event. The timer 2 contains a timer output, so the MPU can generate three in-dependent waveforms. (Refer to Fig. 23.) The timer 2 is configured as follows:

- Control/Status Register 3 (7 bits)

- 8-bit In Counter

- 8-bit Up Counter
- Time Constant Register (8 bits)

### • Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If the write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

### Time Constant Register (TCONR) (\$001C)

The time constant register is an 8-bit write only register. The

data of register is always compared with the counter.


When a match has occurred, the counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value

selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

• Timer Control/Status Register 3 (TCSR3) (\$001B)
The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.

### Timer Control/Status Register 3



### CKS0 Input Clock Select 0 Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 5 de-pending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.




Figure 23 Timer 2 Block Diagram



Table 5 Input Clock Select

| CKS1 | CKSO | Input Clock to the Counter |
|------|------|----------------------------|
| 0    | 0    | E cłock                    |
| 0    | 1    | E clock/8°                 |
| 1    | 0    | E cłock/128*               |
| 1    | 1    | External clock             |

These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

### TOS0 Timer Output Select 0 TOS1 Timer Output Select 1 Bit 3

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 6 will appear at port 2, bit 6 depending on these two bits. When both TOSO and TOSI are "0", bit 6 of port 2 will be an I/O port.

Table 6 Timer 2 Output Select

| ros1 | TOSO | Timer Output           |
|------|------|------------------------|
| 0    | 0    | Timer Output Inhibited |
| 0    | 1    | Toggle Output*         |
| 1    | 0    | Output "O"             |
| 1    | 1    | Output "1"             |

When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit
When this bit is cleared, a clock input to the up counter is inhibited and the up counter stops. When set to "1", a clock

selected by CKS1 and CKS0 (Table 5) is input to the up counter.

(iote) Pag outputs "0" when TZE bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when TZE bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

to Not Osed.

to ECMI Enable Counter Match Interrupt
When this bit is set, an internal interrupt (IRQ<sub>1</sub>) by CMI is enabled. When cleared, the interrupt is inhibited.

enabled. When cleared, the interrupt is infinited.

It 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" at CMF=1 by software).

Each bit of the TCSR3 is cleared during reset.

# ■ SERIAL COMMUNICATION INTERFACE (SCI)


The Serial Communication Interface (SCI) in the HD6303Y contains the following two operating modes: asynchronous mode by the NRZ format, and clocked synchronous mode which transfers data synchronously with the clock. In the asynchronous mode, data length, parily bits and number of stop bits can be selected, and eight

transfer formats are provided.

The SCI consists of the following registers as shown in Fig. 24 Block Diagram.

- Transmit/Receive Control Status Register 1 (TRCSR1)
  Rate/Mode Control Register (RMCR)
- Transmit/Receive Control Status Register 2 (TRCSR2)
  Receive Data Register (RDR)
- Recevie Shift Register
- Transmit Data Register (TDR)

Transmit Shift Register
To operate the SCI, initialize the RMCR and TRCSR2, after selecting the desirable operating mode and transfer format. Next, set the enable bit (TE or RE) of the TRCSR1. Operating mode and stransfer format should be changed when the enable bit (TE, RE) is cleared. When setting the TE or RE again after changing the operating mode or transfer format, interval of more than a 1-bit cycle of the baud rate or bit rate is necessary. If a 1-bit cycle or more is not allowed, the SCI block may not be initialized.



### Asynchronous Mode

Asynchronous mode contains 8 transfer formats as shown in Fig. 25

Data transmission is enabled by setting TE bit of the TRCSR1, then port 2, bit 4 will unconditionally become a serial output inde-

their port 2, bit 4 will unconditionally become a serial output independently of the corresponding DDR.

To transmit data, set the desirable transmit format with RMCR and TRCSR2. When the TE bit is set, the data can be transmitted after transmitting the one frame of pramble ("1").

The conditions at this stage are as follows.

1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

2) If the TDR contains data (TDRE=0), data is sent to the

Transmit Shift Register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then

During data transmit, a start bit of "0" is transmitted first. Then 7-bit or 8-bit data (starts from bit 0) is transmitted. With PEN=1, the parity bit, even or odd, selected by EOP bit is added, lastly the stop bit (1 bit or 2 bis) is sent.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit sift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 a serial input. The operation mode of data receive is decided by

the contents of the TRCSR2 and RMCR at first, and set RE bit of TRCSR1. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the Receive Data Register and the CPU can read the error-generating

data. This makes it possible to detect a line break.

When PEN bit is set, the parity check is done. If the parity bit does not match the EOP bit, a parity error occurs and the PER bit is set, not the RDRF bit. Also, when the parity error occurs the receive data can be read just like in the case of the framing error.

The RDRF flag is set when the data is received without a fram-

ing error and a parity error.

If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate the overrun generation. CPU can get the receive data by reading RDR. When 7 bit data format is selected, the 8th bit of RDR is "0".

When the CPU read the receive Data Register as a response to RDRF flag or ORFE flag after having read TRCSR, RDRF or ORFE is cleared.
(Note) Clock Source in Asynchronous Mode

If CC1:CC0=10, the internal bit rate clock is provided at P<sub>22</sub> regardless of the values for TE or RE. Maximum clock rate is E+16.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to  $P_{gg}$  at sixteen times  $(16\times)$  the desired bit rate, but not greater than E.




Figure 25 Asynchronous Mode Transfer Format

## · Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303Y SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 26 gives a synchronous clock and a data format in the clocked synchronous

1) Data transmit

Data transmit is realized by setting TE bit in the TRCSR1. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected and the TDRE flag is "0", data transmit is performed from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the Transmit Shift Register (TSR) is "empty". More than 9th clock pulse of external are impored.

Pulse of external are ignored.


When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear. 2) Data receive

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR1 and the RMCR.

If the external clock input is selected, 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared, the MPU starts receiving the next data instantly. So, RDRF should be cleared with  $P_{\rm sr}$  "High".

When data receive is selected with the clock output, 8 syn-chronous clocks are output to the external by setting RE bit. So re-

ceive data should be input from external synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed by sending the synchronous clock to the external after clearing the RDRF bit.



- Transmit data is produced from a falling edge of a synchronous clock to the next falling edge.
- · Receive data is latched at the rising edge

Figure 26 Clocked Synchronous Mode Format

### Transmit/Receive Control Status Register (TRCSR1) (\$0011)

The TRCSR1 is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions are as follows.

## Transmit/Receive Control Status Register

| 7    | . 6  | 5    | _4_ | 3  | 2   | 1  | 0  |        |
|------|------|------|-----|----|-----|----|----|--------|
| RDRF | ORFE | TORE | RIE | RE | TIE | TE | ₩U | \$0011 |

# Bit 0

WU Wake-up
In a typical multi-processor configuration, the software pro in a typical minim-processor configuration, the software byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length. The software protocol should provide the idle time

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit by hardware and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

1 TE Transmit Enable

t 1 TE Transmit Engine
When this bit is set, transmit data will appear at port 2, bit 4
after one frame preamble in asynchronous mode, while in
clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When
TE is cleared, the serial I/O doesn't affect port 2, bit 4.
t 2 TIE Transmit Interrupt Enable
When this bit is set, an interrupt interrupt (IRO.) is enabled

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ<sub>4</sub>) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is

## RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't afffect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable
When this bit is set, an internal interrupt (IRQ<sub>2</sub>) is enabled
when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

TDRE Transmit Data Register Empty
TDRE is set by hardware when the TDR is transferred to the TIME is set by hardware when the TDR is transmit Shift Register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is cleared by reading the TRCSR1 or TRCSR2 and writing new transmit data to the TDR when TDRE=1 TDRE is set to "1" during reset.

16 ORFE Overrun Framing Error

### Bit 6

ORFE is set by hardware when an overrun or a framing error is generated (during data-receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop the state of the second synchronous mode, this bit is not affected. This bit is cleared by reading the TRCSR1 or TRCSR2, and the RDR, when RDRF=1. ORFE is cleared during reset.

RDRF Receive Data Hegister full RDRF is set by hardware when data is received normally and transferred from the Receive Shift Register (RSR) to the RDR. This bit is cleared by reading TRCSR1 or TRCSR2, and the RDR, when RDRF=1. This bit is cleared during reset.


### Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

- · Baud Rate Data Format
- Clock source Operation Mode
- · Port 2, Bit 2 Function

All bits are readable/writable. Bit 0 to 5 of the RMCR are cleared during reset.

## Transfer Rate/Mode Control Register



**S**S0 Bit 0

551 Speed Select Bit 1

These bits control the baud rate used for the SCI. Table 7 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a band rate clock source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 8 depending on the value of the TCONR. (Note) When operating the SCI with internal clock, do not per-

form write operation to the timer/counter which is the



Table 7 SCI Bit Times and Transfer Rates

## (1) Asynchronous Mode

|     |     |     | XTAL     | 2.4576MHz        | 4.0MHz             | 4.9152MHz          |
|-----|-----|-----|----------|------------------|--------------------|--------------------|
| 552 | 551 | SSO | E        | 614,4kHz         | 1,0MHz             | 1,2288MHz          |
| 0   | 0   | 0   | E÷16     | 26;/\$/38400Baud | 16µs/62500Baud     | 13 µs/76800Baud    |
| 0   | 0   | 1   | E÷128    | 208 µ\$/4800Baud | 128 /rs/7812.58aud | 104 2 µ\$/9600Baud |
| 0   | 1   | 0   | E ~ 1024 | 1.67ms/600Baud   | 1 024ms/976.6Baud  | 833.3µs/1200Baud   |
| 0   | 1   | 1   | £÷4098   | 6.67ms/150Baud   | 4.096ms/244 1Baud  | 3.333ms/300Baud    |
| 1   | _   | -   | -        |                  |                    |                    |

<sup>\*</sup>When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

Baud Rate = 
$$\frac{f}{32 \text{ (N+1)}}$$
  $\left(\begin{array}{c} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ \text{N} = 0 \sim 255 \end{array}\right)$ 

# (2) Clocked Synchronous Mode \*

|     |     |     | XTAL  | 4.0MHz     | 6.0MHz              | 8 OMHz    |
|-----|-----|-----|-------|------------|---------------------|-----------|
| SS2 | SS1 | SSO | E     | 1.0MHz     | 1.5MHz              | 2.0MHz    |
| 0   | 0   | 0   | E+2   | 2 µ\$/bit  | 1.33µs/bit          | 1μs/bit   |
| 0   | 0   | 1   | E÷16  | 16 µs/bit  | 10.7µs/bit          | 8µs/bit   |
| 0   | 1   | 0   | E÷128 | 128μs/bit  | 85.3 µs /bit        | 54µs/bit  |
| 0   | 1   | 1   | E÷512 | 512 µs/bit | 341 µ <b>s</b> /bit | 256μs/bit |
| _1_ |     |     | -     | **         | **                  | **        |

<sup>\*</sup> Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC  $\sim 1/2$  system clock.

Bit Rate (
$$\mu x/bit$$
) =  $\frac{4 \{N+1\}}{f}$   $\left(f: \text{ input clock frequency to the timer 2 counter} \atop N = 0 \sim 255\right)$ 

Table 8 Baud Rate and Time Constant Register Example

| and Rete (Baud) | 2.4576MHz | 3.6864MHz | 4.0MHz | 4.9152MHz | 8.0MHz |
|-----------------|-----------|-----------|--------|-----------|--------|
| 110             | 21'       | 32'       | 35*    | 43*       | 70°    |
| 150             | 127       | 191       | 207    | 255       | 51*    |
| 300             | 63        | 95        | 103    | 127       | 207    |
| 600             | 31        | 47        | 51     | 63        | 103    |
| 1200            | 15        | 23        | 25     | 31        | 51     |
| 2400            | 7         | 11        | 12     | 15        | 25     |
| 4800            | 3         | 5         |        | 7         | 12     |
| 9600            | 1         | 2         | _      | 3         | _      |
| 19200           | 0         | -         |        | 1 1       | _      |
| 38400           | _         |           | _      | 0         | _      |

<sup>\*</sup>E/8 clock is input to the timer 2 up counter and E clock otherwise.



<sup>\*\*</sup> The bit rate is shown as follows with the TCONR as N.

clock source of the SCI.

Bit 2 CCO CC1 Clock Control/Format Select\* Bit 4

These bits control the data format and the clock source (refer to

Table 9).

CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU automatically set port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Not Used. Not Used Bit 6 Bit 7

• Transmit/Receive Control Status Register 2 (TRCSR2)
The TRCSR2 is a 7-bit register which can select a data format in
the asynchronous mode. The upper 3 bits are the same address as
the TRCSR1. Therefore, the RDRF, ORFE and TDRE can be read
by either the TRCSR1 or TRCSR2. Bits 0 to 2 of the TRCSR2 are
used for read/write. Bits 4 to 7 are used only for read.

### Transmit/Receive Control Status Register 2

| ;  | ,  | 6    | 5    | 4   | 3 | 2   | 1   | 0_  |        |
|----|----|------|------|-----|---|-----|-----|-----|--------|
| RC | RF | ORFE | TORE | PER | - | PEN | EOP | SBL | \$001E |

Bit 0 SBL Stop Bit Length

This bit selects the stop bit length in the asynchronous mode. If this bit is "0", the stop bit is 1-bit. If "1", the stop bit is 2-bit. This bit is cleared during reset.

Bit 1 EOP Even/Odd Parity

This bit selects the parity generated and checked when the PEN is "1". If this bit is "0", the parity is even. If "1", it is odd. This bit is cleared during reset.

This bit is ected during reset.

t 2 PEN Parity Enable

This bit decides whether the parity bit should be generated and checked in the asynchronous mode or not. If this bit is "0", the parity bit is neither generated nor checked. If "1", it is generated and checked. This bit is cleared during reset.

The 3 bits above do not affect the SCI opertion in the clocked synchronous mode.

synchronous mode.

Bit 3 Not Used

PER Parity Error

This bit is set when the PEN is "I" and a parity error occurs.

It is cleared by reading the RDR after reading the TRCSR2,

### when PER=1. Bit 5

Transmit Data Register Empty
ORFE
Overrun/Framing Error

## Bit 6

# Receive Data Register Full Each flag of the TDRE, ORFE, and RDRF can be read from either the TRCSR1 or TRCSR2.

■ TIMER, SCI STATUS FLAG
Table 10 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 9 SCI Format and Clock Source Control

| CC2 | CC1 | CCO | Format     | Mode                | Clock Source | Port 2, Bit 2 | Port 2, Bit 3         | Port 2, Bit 4      |
|-----|-----|-----|------------|---------------------|--------------|---------------|-----------------------|--------------------|
| -0  | 0   | 0   | 8-bit data | Clocked Synchronous | External     | Input         | 1                     |                    |
| ō   | G   | 1   | 8-bit data | Asynchronous        | Internal     | Not Used**    | MILLS ALS TROOP       | 34 DE 64 1-797     |
| ō   | 1   | Đ   | 8-bit data | Asynchronous        | Internal     | Output*       | bit 3 is used as a    | R1, RE bit is "1", |
| õ   | 1   | 1   | 8-bit data | Asynchronous        | External     | Input         | 11                    |                    |
| 1   | 0   | 0   | 8-bit data | Clocked Synchronous | Internal     | Output        | <b>l</b> f            |                    |
| 1   | ō   | 1   | 7-bit data | Asynchronous        | Internal     | Not Used**    |                       |                    |
| •   | 1   | ō   | 7-bit data | Asynchronous        | Internal     | Output*       | bit 4 is used as a    | R1, TE bit is "1", |
| 1   | 1   | 1   | 7-bit data | Asynchronous        | External     | Input         | J 511 4 13 23 23 23 2 |                    |

<sup>\*</sup> Clock output regardless of the TRCSR1, bit RE and TE.
\*\* Not used for the SCI.

Table 10 Timer 1, Timer 2 and SCI Status Flag

|            |         | Set Condition  | Clear Condition   |
|------------|---------|--|---|
| P8CSR      | IS FLAG | Falling edge input to P <sub>54</sub> (IS)   | 1. Read the P&CSR then read or write the PORT6, when IS FLAG = 1 2. RES = 0           |
|            | ICF     | FRC → tCR by Rising or Falling edge input to P <sub>20</sub> .  (Selecting with the IEDG bit)  | 1. Read the TCSR1 or TCSR2 then ICRH, when ICF = 1 2. RES = 0                         |
|            | OCF1    | OCR1 = FRC   | 1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1 = 1 2. RES = 0 |
| Timer<br>1 | OCF2    | OCR2 = FRC   | Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2 == 1     RES = 0           |
|            | ТОГ     | FRC = \$FFFF+ 1 cycle  | 1. Read the TCSR1 then FRCH, when TOF = 1 2. RES = 0                                  |
| Timer<br>2 | CMF     | T2CNT = TCONR  | 1. Write "0" to CMF, when CMF = 1 2. RES = 0  |
|            | RDRF    | Receive Shift Register → RDR   | 1. Read the TRCSR1 or TRCSR2 then RDR, when RDRF = 1 2. RES = 0                       |
| 8CI        | ORFE    | Framing Error (Asynchronous Mode)     Stop Bit = 0      Overrun Error (Asynchronous Mode)     Receive Shift Register → RDR when     RDRF = 1 | 1. Read the TRCSR1 or TRCSR2 then RDR, when ORFE = 1 2. RES = 0                       |
|            | TDRE    | Asynchronous Mode     TDR → Transmit Shift Register     Clocked Synchronous Mode     Transmit Shift Register is "empty"     RES = 0          | Read the TRCSR1 or TRCSR2 then write to the TDR, when TDRE = 1                        |
|            | PER     | Parity when PEN= 1   | Read the TRCSR2 then RDR, when PER= 1     RES=0                                       |

(Note)  $\rightarrow$  ; Transfer = ; equal

ICRH; Upper byte of ICR OCR1H; Upper byte of OCR1 OCR2H; Upper byte of OCR2 OCR1L; Lower byte of OCR1 OCR2L; Lower byte of OCR2 FRCH; Upper byte of FRC



■ LOW POWER DISSIPATION MODE
The HD6303Y provides two low power dissipation modes; sleep

 Sleep Mode
 The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI, etc. continue their functions. The power dissipation of sleep-condition is one fourth that of operating condition.

sipation of sleep-condition is one fourth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY; it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This steep mode is effective to reduce the power dissipation for a system with no need of the HD6303Y's consecutive operation.

• Standby Mode

The MPU goes to the standby mode with the STBY "Low" or by clearing the STBY flag. In this mode, the HD6303Y stops all the clocks and goes to the reset state. In this mode, the power dissipation is reduced to several µA. During standby, all pins, except the power supply (V<sub>CC</sub>, V<sub>SS</sub>), the STBY, RES and XTAL (which outputs "0"), go to the high impedance state. In this mode, power (V<sub>CC</sub>) is supplied to the HD6303Y, and the contents of RAM is retained. The MPU returns from this mode during reset. When the MPU goes to the standby mode with STBY "Low", it will restart at the timing shown in Fig. 27(a). When the MPU goes to the standby mode by clearing the STBY flag, it will restart only by keeping the RES "Low" for longer than the oscillating stabilization time. (Fig. 27(b))




Figure 27 Standby Mode Timing



### **m** TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

Op Code Error When fetching an undefined op code, the CPU saves registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

 Address Error
 When an instruction fetch is made from the address of internal register, the MPU generators an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area. Addresses where an address error occurs are from \$0000 to \$0027.

This function is available only for an instruction fetch and is not

Instruction is available only for an instruction tetch and is not applicable to the access of normal data read/write.

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

### ■ INSTRUCTION SET

The HD6303Y provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput im-

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.
The followings are explained here.

- CPU Programming Model (refer to Fig. 28) Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 12)
- Jump and Branch Instruction (refer to Table 13)
- Condition Code Register Manipulation (refer to Table 14) Op Code Map (refer to Table 15)

Programming Model
Fig. 28 depicts the HD6303Y programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.

# CPU Addressing Mode

The HD6303Y provides 7 addressing modes. The addressing mode is determined by an instruction type and code. Tables 11 through 15 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4MHz, the machine cycle time becomes microseconds directly.

Accumulator (ACCX) Addressing
Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

# Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction. **Direct Addressing** 

In this addressing mode, the second byte of an instruction shows




Figure 28 CPU Programming Model

the address where a data is stored, 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing
In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the in-


dex register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

Implied Addressing
An instruction itself specifies the address. This is, the instruction addresses a stack pointer, index register, etc. This is a one-byte in-

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

CLI, SEI Instructions and Interrupt Operation
When accepting the IRQ at a preset timing with CLI and
SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a)(b) don't accept the IRQ but (c) ac-



The same thing can be said to the TAP instruction instead of the CLI and SEI instructions

Table 11 Accumulator, Memory Manipulation Instructions

|                            |          |    |     |  |     |     | Add   | ressi    | ng f | vlod | 85       |     |   |          |     |                  |   | C  |    |    | on (<br>jist <del>e</del> |    | ji. |
|----------------------------|----------|----|-----|--|-----|-----|-------|----------|------|------|----------|-----|---|----------|-----|------------------|---|----|----|----|---------------------------|----|-----|
| Operations                 | Mnemonic | IM | MEI | 5  | DIF | REC | T     | IN       | DE:  | K    | EX       | ΓEΝ | D | IMF      | LIE | D                | Boolean/<br>Arithmetic Operation                      | 5  | 4  | 3  | 2                         | ī  | 0   |
|                            |          | ОР | ~   | *  | OP  | ~   | #     | OP       | ~    | #    | ОP       | ~   | * | OP       | ~   | *                | A Rishletic Operation                                 | н  | ,  | N  | z                         | v  | c   |
| Add                        | ADDA     | 88 | 2   | 2  | 98  | 3   | 2     | AB       | 4    | 2    | 88       | 4   | 3 |          |     |                  | A+M→ A  | 1  | ٠  | :  | 1                         | ŧ  | 1   |
|                            | ADDB     | CB | 2   | 2  | DB  | 3   | 2     | E8       | 4    | 2    | F8       | 4   | 3 |          |     |                  | B + M → B   | 1  | ٠  | 1  | 1                         | 1  | 1   |
| Add Double                 | ADDD     | C3 | 3   | 3  | Đ3  | 4   | 2     | E3       | 5    | 2    | F3       | 5   | 3 |          |     |                  | A B+M.M+1-A.B   | •  | •  | 1  | 1                         | 1  | 1   |
| Add Accumulators           | ASA      | 1  | Ť   | Ι  | _   |     | $t^-$ |          |      |      | $\vdash$ |     | - | 18       | 1   | 1                | A+8 → A   | :  | •  | ı  | 1                         | 1: | 1:  |
| Add With Carry             | ADCA     | 89 | 2   | 2  | 99  | 3   | 2     | A9       | 4    | 2    | 89       | 4   | 3 |          | Ι-  |                  | A+M+C-A   | 1  | •  | 1  | 1                         | 1  | 1   |
|                            | ADCB     | C9 | 2   | 2  | 09  | 3   | 2     | E9       | 4    | 2    | F9       | 4   | 3 | 1        | 1   | 1                | B+M+C→B   | 1  | •  | :  | 1                         | 1  | 1   |
| AND                        | ANDA     | 84 | 2   | 2  | 94  | 3   | 2     | A4       | 4    | 2    | 84       | 4   | 3 |          | Г   |                  | A·M → A   | •  |    | 1  | :                         | Я  | 1   |
|                            | ANDB     | C4 | 2   | 2  | D4  | 3   | 2     | E4       | 4    | 2    | F4       | 4   | 3 |          |     |                  | B·M → B   | •  | •  | :  | 1                         | R  | T   |
| Bit Test                   | BITA     | 85 | 2   | 2  | 95  | 3   | 2     | A5       | 4    | 2    | 85       | 4   | 3 |          | 1   | _                | A·M   | •  | •  | :  | 1                         | R  | 1   |
|                            | BITB     | C5 | 2   | 2  | 05  | 3   | 2     | E5       | 4    | 2    | F5       | 4   | 3 | <u> </u> |     | Г                | 8-M   | •  | •  | :  | 1                         | A  | T   |
| Clear                      | CLR      | 1  | Т   | 1  | Г   | Г   | T     | 6F       | 5    | 2    | 7F       | 5   | 3 | -        | Γ   | Γ                | 00 → M  | •  | •  | R  | 5                         | A  | Ť   |
|                            | CLRA     | 1  | 1   | Г  |     | Г   | Γ     |          | Г    | 1    | Γ-       |     |   | 4F       | 1   | 1                | 00 → A  | •  | •  | R  | s                         | R  | 1   |
|                            | CLRB     | 1  | Т   | Ι-   |     |     | 1     |          |      | Г    | T -      | _   | _ | 5F       | 1   | 1                | 00 → B  | •  | •  | Ħ  | S                         | R  | 1   |
| Compare                    | CMPA     | 81 | 2   | 2  | 91  | 3   | 2     | Al       | 4    | 2    | B1       | 4   | 3 |          | Г   | 1                | A - M   |    | •  | 1  | 1                         | 1: | T   |
|                            | CMPB     | C1 | 2   | 2  | DI  | 3   | 2     | El       | 4    | 2    | F1       | 4   | 3 |          | Г   | 1                | 8 - M   |    | ٠  | 1  | 1:                        | 1  | 1   |
| Compare<br>Accumulators    | CBA      | T  | T   |  |     |     |       |          | T    | Γ    |          | Γ   |   | 11       | 1   | ,                | A - 6   | •  | •  | :  | 1                         | 1  | T   |
| Complement, 1's            | COM      | 1  | T   |  |     | 1   | 1     | 63       | 6    | 2    | 73       | 6   | 3 | 1        | 1-  | † <del>-</del> ' | Ñ→M   | •  | •  | 1  | 1                         | Я  | 1   |
|                            | COMA     | †  | 1   | <del>                                     </del> | -   | t~  | +     | -        | 1    | Т    | 1        | 1   | t | 43       | 1   | 1                | <b>⊼</b> → <b>∧</b>                                   | •  |    | 1  | 1:                        | Ŕ  | t   |
|                            | COMB     | 1  | T   | 1  |     | H   | 1-    | $\vdash$ | 1    | 1    |          | 1   | Τ | 53       | 1   | 1                | E -8  | •  | 1. | 1  | 1                         | R  | 1   |
| Complement, 2's            | NEG      | +  | T   | -  | _   | †-  | 1     | 80       | 5    | 2    | 70       | 6   | 3 | 1-       | 1   | Η                | 00 - M → M  | 1. | •  | 1  | 1                         | a  | rt: |
| (Negate)                   | NEGA     | 1  | T   | 1  |     | 1   | 1     |          | 1    | Г    | $\Box$   | Т   | Г | 40       | 1   | 1                | 00 - A → A  |    |    | 1  | 1                         | -7 | 1   |
|                            | NEGB     | 1  | Т   | Г  |     | 1   | 1     |          | П    | Г    | $\Box$   | Г   |   | 50       | t   | 1                | 90 - 8 → B  | •  |    | ī  | 1:                        | a  | Σk  |
| Decimal Adjust, A          | DAA      |    |     | l  |     | Γ   | T     |          | Ī    |      | Γ        |     |   | 19       | 2   | 1                | Converts binary add of BCD characters into BCD format | •  | •  | ī  | 1                         | 1  | U   |
| Decrement                  | DEC      | T  | T   | 1  | 1   | Г   | Т     | 64       | 6    | 2    | 7A       | 6   | 3 | T        | 1   | T                | M - 1 → M   | 1- | •  | T  | 1:                        | Œ  | IJ. |
|                            | DECA     | T  | Т   | Т  | 1   | Т   | T     |          |      | Г    |          |     | Г | 4A       | 1   | 1                | A-1-A   | •  | 1  | 1  | 1:                        | 4  | D   |
|                            | DECS     | T  | Ţ   | Г  | T   | Т   | Т     |          | П    | Г    | Γ        | Γ   | Г | 5A       | 1   | 1                | B - 1 → B   | •  |    | :  | 11                        | 14 | ĒŢ. |
| Exclusive OR               | EORA     | 88 | 2   | 2  | 98  | 3   | 2     | AB       | 4    | 2    | 68       | 4   | 3 |          | Т   | Т                | A · M · A   | •  |    | ;  | 1                         | Ī  | ıŢ  |
|                            | EORB     | C8 | 2   | 2  | DB  | 3   | 2     | EB       | 4    | 2    | FB       | 4   | 3 | 1        | Г   |                  | B ⊕ M→ B  | •  | •  | 1  | 1                         | R  | 1   |
| Increment                  | INC      | 1  | T   | Γ  | 1   | 1   |       | 6C       | 6    | 2    | 7C       | 6   | 3 |          | Т   | Т                | M + 1 → M   | •  |    | :  | 1:                        | ū  | D)  |
|                            | INCA     | 1  |     |  | Г   | T   | Τ     | 1        | Ī    | Γ    | $\vdash$ | T   | Γ | 4C       | 1   | 1                | A+1 - A   | •  |    | 1  | 1                         | 4  | 7   |
|                            | INCB     |    | Τ   | T  | T   | 1   |       |          | T    | 1    | Т        | 1   | 1 | 5C       | 1   | 1                | 8 + 1 - 8   | •  | •  | 1  | 1                         | Ú  | 7   |
| Load                       | LDAA     | 86 | 2   | 2  | 96  | 3   | 2     | A6       | 4    | 2    | 86       | 4   | 3 | 1        | Τ   | 1                | M - A   |    | •  | 1  | 1:                        | Я  | 1   |
| Accumulator                | LDAB     | C6 | 2   | 2  | 06  | 3   | 2     | E6       | 4    | 2    | F6       | 4   | 3 |          | Τ   | T                | M → 8   | •  |    | 1  | 1                         | Я  | 1   |
| Load Double<br>Accumulator | LDD      | cc | 3   | 3  | DC  | 4   | 2     | EC       | 5    | 2    | FC       | 5   | 3 | 1-       | Γ   | T                | M + 1 → B, M → A                                      | •  | •  | 1  | 1                         | A  | •   |
| Multiply Unsigned          | MUL      |    | Γ   | Γ  | Γ   | Γ   | Γ     | 1        | Γ    | Γ    | Ī        | Γ   |   | 3D       | 7   | 1                | AxB-A.8   | •  | ŀ  | 1. | •                         |    | 3.  |
| OR, inclusive              | ORAA     | 8A | 2   | 2  | 94  | 3   | 2     | AA       | 4    | 2    | ВА       | 4   | 3 |          | T   | T                | A+M-A   |    | •  | 1  | 1                         |    |     |
|                            | ORAB     | CA | 2   | 2  | DA  | 3   | 2     | EA       | 4    | 2    | FA       | 4   | 3 |          | Γ   | T                | B + M → B   | •  | 1. | 1  | 1                         | F  | 1   |
| Push Data                  | PSHA     |    | T   | Ī  | L   | Γ   | T     |          | T    | Ī    |          | T   | Ľ | 36       | 4   | 3                | A → Msp, SP - 1 → SP                                  |    | •  | •  | •                         | Ť  | ij  |
|                            | PSHB     | Т  | Т   | Γ  | Τ   | Τ   | Γ     |          | Τ    | Г    |          | L   | E | 37       | 4   | 1                | 8 → Msp. SP - 1 → SP                                  | *  | •  | •  | •                         | 1  | J   |
| Pull Data                  | PULA     |    | L   | Ι  | L   | L   | Ι     | L        | Ι    | I    | L        | I   | Γ | 32       | 3   | 1                | SP + 1 → SP, Map → A                                  | •  | ٠  | •  | •                         | 1  | •   |
|                            | PULB     |    | Γ   | Γ  |     | Γ   | L     |          | L    |      |          |     | L | 33       | 3   | 1                | SP + 1 → SP, Map → B                                  | •  | •  | _  |                           |    |     |
| Rotete Left                | ROL      |    | Γ   | Г  |     |     | Γ     | 69       | 8    | 2    | 79       | 6   | 3 |          | Г   |                  | М   | •  | •  | T  | 1                         | 0  | ij  |
|                            | ROLA     | T  | T   | Т  | T   | T   | T     | T        |      |      | Γ        | Г   | T | 49       | 1   | 1                | ]*  <u>+C+C+C+C+C+C+</u>                              | •  | •  | 1  | 1                         | 0  | ٥   |
|                            | ROLB     | 1  | T   | T  | 1   | †   | 1     | Τ        | 1    | T    |          | T   | T | 59       | 1   | 11               | 181 C 67 60   | •  | •  | 1  | 1                         | 10 | C   |
| Rotate Right               | ROR      | 1  | +   | T  | Т   | t   | t     | 66       | 6    | 2    | 76       | 6   | 3 | † ·      | t   | t                | M,  | •  | •  | 1  | 1                         | 1  |     |
| -                          | RORA     |    | T   | T  | T-  | 1   | T     | T -      | 1    | Т    | Т        | T   | T | 46       | 1   | 1                | v   r Ö+Ü+Ü+Ü+  | •  | •  | 1  | 1:                        | 19 | 니   |
|                            | RORB     |    | 1   | 1-   | 1   | 1   | 1     | 1        | 1    | 1    | $T^-$    | T   | 1 | 56       | 1   | Ti               | 7 <b>.</b> , , , , , , , , , , , , , , , , , , ,      | •  | ١. | 1: | 1                         | 11 | ı,  |

(Note) Condition Code Register will be explained in Note of Table 14.



Table 11 Accumulator, Memory Manipulation Instructions

| Operations                       |          | L   |    |          |    |          |   | dress      | ing | Mod      | ies        |          |    |          |     |    |   | 1  |   |   | on<br>Iisti | Coc      | ie  |
|----------------------------------|----------|-----|----|----------|----|----------|---|------------|-----|----------|------------|----------|----|----------|-----|----|---|----|---|---|-------------|----------|-----|
| Operations                       | Mnemonic | IM  | ME | D        | DH | REC      | T | IN         | DE  | х,       | EX.        | TEN      | (D | IM       | PLI | ED | Boolean/<br>Arithmetic Operation                      | 5  | 4 | 3 | -           | 1        | 0   |
|                                  |          | OF. | -  | *        | OF | ~        | # | OP         | -   | #        | OP         | ~        | #  | OP       | ~   | #  | l .   | н  | 1 | N | z           | V        | c   |
| Shift Left<br>Arithmetic         | ASL      |     | Т  | Т        | Г  |          | T | 68         | В   | 2        | 78         | 6        | 3  |          | Η   | T  |   |    |   | 1 | 1           | 6        | 1   |
| Arithmetic                       | ASLA     | Т   |    | Т        |    | 1        |   |            |     | $\vdash$ |            | t        | T  | 48       | 1   | 1  | A HITTING   |    |   | 1 | Ť           | (8)      | 1   |
|                                  | ASLB     | П   | Т  |          |    | 1        | Τ | $\vdash$   |     | T        | $\vdash$   |          | t  | 58       | 1   | 1  | # C #7 #0   |    |   | : | :           | Ğ        |     |
| Double Shift<br>Left, Arithmetic | ASLD     |     |    |          |    |          |   |            |     |          |            | Γ        | T  | 05       | 1   | 1  | DALL ACC AN ACC B.                                    | •  | • | : | 1           | 6        |     |
| Shift Right                      | ASR      |     | Г  |          |    | Г        | 1 | 67         | 6   | 2        | 77         | 6        | 3  | 1-       | -   | †- | u   | ١. |   | 1 | 1           | <b>a</b> | 1 : |
| Arithmetic                       | ASRA     |     | Г  | $\vdash$ |    | 1        | 1 | 1          | Т   |          | 1          | 1        | 1  | 47       | 1   | 1, | A STITITUM  | -  | • | H |             | 6        |     |
|                                  | ASRB     | 1   |    | 1        |    | $\vdash$ | Τ | 1          | H   | 1        | $\vdash$   | $\vdash$ | ┢  | 57       | 1   | Ť  | (*) <del>«!\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</del> |    | ŀ | ÷ |             | ៙ី       |     |
| Shift Right                      | LSR      |     | Τ  | Г        |    |          | T | 54         | 6   | 2        | 74         | 6        | 3  | 1        | †÷  | Ť  |   |    | - | Ė | ÷           | ð        |     |
| Logical                          | LSRA     |     |    |          |    |          | T |            |     | 1        | -          | Ι-       | H  | 44       | 1   | 1  | A 0.+ C C C C C C C C C C C C C C C C C C C           | -  |   | R | 3           | 6        |     |
|                                  | LSRB     |     | Ī  | Г        |    | _        | Г | 1          |     |          |            | 1        | 1  | 54       | 1   |    | 3 30 E  |    |   | R | ÷           | ŏ        |     |
| Double Shift<br>Right Logical    | LSRD     |     |    |          |    |          | Γ |            |     |          |            |          | Γ  | 04       | 1   | 1  | 0-+ ACC AV ACC B                                      | •  | • | я | ;           | 6        | +   |
| Store                            | STAA     |     | Г  | Г        | 97 | 3        | 2 | A7         | 4   | 2        | B7         | 4        | э  | _        | H   | +  | A-M   |    |   | ╁ | -           | A        | ١.  |
| Accumulator                      | STAB     |     |    | Г        | 07 | 3        | 2 | <b>E</b> 7 | 4   | 2        | F7         | 4        | 3  | _        | 1   | Н  | B → M   | •  | - | ÷ | ÷           | A        | -   |
| Store Double<br>Accumulator      | \$TD     |     |    |          | DD | 4        | 2 | ΕD         | 5   | 2        | FD         | 5        | 3  |          | _   |    | A → M<br>8 → M + 1                                    |    | • | ; | H           | R        | •   |
| Subtract                         | SUBA     | 80  | 2  | 2        | 90 | 3        | 2 | AO         | 4   | 2        | BO         | 4        | 3  |          | -   |    | A-M-A   |    |   | ŀ | 1           | 1:       | 1   |
|                                  | SUBB     | œ   | 2  | 2        | 00 | 3        | 2 | EO         | 4   | 2        | FO         | 4        | 3  | <u> </u> | Н   | t  | 8 - M - 8   | •  |   | 1 | ÷           | 1        | 1   |
| Double Subtract                  | SUBD     | 83  | 3  | 3        | 93 | 4        | 2 | A3         | 5   | 2        | <b>B</b> 3 | 5        | 3  | _        | Г   | Г  | A:8-M:M+1-A:B   |    |   | i | Ť           | ŀ        | 1   |
| Subtract<br>Accumulators         | SBA      |     |    |          |    |          |   |            |     |          |            |          | Γ  | 10       | 1   | 1  | A - B → A   | •  | • | : | 1           | :        | 1   |
| Subtract<br>With Carry           | SBCA     | 82  | 2  |          | 92 | 3        | 2 | A2         | 4   | 2        | B2         | 4        | 3  |          | Г   |    | A-M-C-A   |    |   | 1 | 1           | 1        | 1   |
| ·                                | SBCB     | C2  | 2  | 2        | D2 | 3        | 2 | E2         | 4   | 2        | F2         | 4        | 3  |          |     |    | 8 - M - C - B   |    | • | ÷ | ÷           | 1        | ÷   |
| Transfer<br>Accumulators         | TAB      | Ш   | Ц  | Ш        |    |          |   |            |     |          |            |          |    | 16       | 1   | ,  | A 8   | •  | • | ī | 1           | R        | •   |
|                                  | TBA      |     | Ш  | L        |    |          |   |            |     |          |            |          |    | 17       | 1   | 1  | B A   | •  | • | : | 1           | R        |     |
| Test Zero or<br>Minus            | TST      |     |    |          |    |          |   | 60         | 4   | 2        | 70         | 4        | 3  |          |     |    | M - 00  | •  | • | : | 1           | R        | R   |
| milius                           | TSTA     |     |    |          |    |          |   |            |     |          |            |          |    | 4D       | 1   | 1  | A -00   | ٠  | • | : | Ť           | R        | R   |
|                                  | TSTB     |     |    |          |    |          |   |            |     |          |            |          |    | 50       | 1   | 1  | 8 - 00  | •  | • | • | <u> </u>    | R        | R   |
| And Immediate                    | AIM      |     |    |          | 71 | 6        | 3 | 61         | 7   | 3        |            |          |    |          |     | П  | M-IMM→M   | -  | • | i | Ľ.          | R        | -   |
| OR Immediate                     | OIM      |     |    |          | 72 | 6        | 3 | 62         | 7   | 3        |            |          |    |          |     | П  | M+IMM -M  |    |   | ÷ | ÷           | R        | •   |
| essibemmi #03                    | EIM      |     |    |          | 75 | 6        | 3 | 65         | 7   | 3        |            |          | П  |          |     | Н  | MŒIMMM  | •  | • | ÷ | :           | A        | -   |
| Test Immediate                   | TIM      |     |    |          | 7B | 4        | 3 | 68         | 5   | 3        | -1         | $\neg$   |    |          | _   | Н  | M-IMM   |    | • | ÷ | ÷           | A        | -   |

(Note) Condition Code Register will be explained in Note of Table 14.

Additional instruction
In addition to the HD6801 instruction set, the HD6303Y prepares the following new instructions.

AIM ................(M)·(IMM) → (M)

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM ................(M)+ (IMM) → (M)

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM ........................(M) ⊕ (IMM) → (M)

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

TIM ......(M)·(IMM)

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These are the 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

XGDX ......(ACCD)—(IX)

Exchanges the contents of accumulator and the index register.

ter. SLP

Goes to the sleep mode. Refer to "LOW POWER DISSIPA-TION MODE" for more details of the sleep mode.

Table 12 Index Register, Stack Manipulation Instructions

|                         |          | L        |    |    |          |     | Ade | iress    | ing | Мо | des |     |   |     |     |           | Boolean/   | 3              |   | dition<br>Regi |   |              | • |
|-------------------------|----------|----------|----|----|----------|-----|-----|----------|-----|----|-----|-----|---|-----|-----|-----------|--|----------------|---|----------------|---|--------------|---|
| Pointer Operations      | Mnemonic | iM       | ME | D  | DI       | REC | T   | IN       | DE: | ×  | EX. | TEN | D | IMP | LIE | O         | Arithmetic Operation   | 5              | 4 | 3              | 2 | 1            | 0 |
|                         |          | OP       | -  | #  | OP       | ~   | *   | 02       | -   | #  | O۶  | ~   | # | OP  | -   | #         |  | н              | , | N              | Z | v            | ć |
| Compare Index Reg       | CPX      | 80       | 3  | 3  | 90       | 4   | 2   | AC       | 5   | 2  | 8C  | 5   | 3 |     | Г   |           | X-MM+1   | •              | ٠ | :              | ı | 1:           | : |
| Decrement Index Reg     | DEX      | 1        | Г  |    |          |     | Т   |          | Г   | П  | Г   | Г   |   | 09  | 1   | 1         | X – 1 → X  | •              | • | •              | : | •            | ٠ |
| Decrement Stack Potr    | DES      | Т        | Т  | Π  |          | Г   | Г   |          | Г   | Г  | П   | Γ-  |   | 34  | 1   | 1         | SP - 1 → SP  | •              | • | •              | • | •            |   |
| Increment Index Reg     | INX      | 1        | П  | Г  |          |     | Γ   |          | Г   | Г  | IТ  | Г   |   | 08  | 1   | 1         | X + 1 → X  | •              | ٠ | ٠              | 1 | •            | • |
| Increment Stack Potr    | INS      | $\top$   | T  | 1  |          |     | Г   |          | Г   | _  | T   | T   |   | 31  | ī   | 1         | SP+1-SP  | •              | • | •              | ٠ | •            |   |
| Load Index Reg          | LDX      | CE       | 3  | 3  | DE       | 4   | 2   | EE       | 5   | 2  | FE  | 5   | 3 | _   | 1   |           | M - XH, (M+1) - XL   | •              | • | 3              | : | R            | • |
| Load Stack Potr         | LDS      | BE       | 3  | 3  | 98       | 4   | 2   | AE       | 5   | 2  | BE  | 5   | 3 |     |     | Г         | M - SPH, (M+1) - SPL   | •              | • | 7              | : | R            | • |
| Store Index Reg         | STX      | П        | Γ  | Γ  | DF       | 4   | 2   | EF       | 5   | 2  | FF  | 5   | 3 |     |     | Г         | $X_H \rightarrow M, X_L \rightarrow (M+1)$   | •              | ٠ | 7              | 1 | R            | ٠ |
| Store Stack Potr        | STS      |          | Т  | 1- | 95       | 4   | 2   | AF       | 5   | 2  | 8F  | 5   | 3 | _   |     |           | SPH - M. SPL - (M+1)   | •              | • | Ŧ              | 1 | R            | • |
| Index Reg → Stack Potr  | TXS      | 1        | Г  | Γ  | $\Gamma$ | Г   | Г   |          | Г   | 1  | _   | 1   | _ | 35  | 1   | 1         | X - 1 → 8P   | •              |   | •              | • | •            | • |
| Stock Patr - Index Pley | TSX      | $\vdash$ | Г  | Г  | _        |     |     |          | 1   | t  | 1   | Г   |   | 30  | 1   | 1         | SP + 1 → X   |                | • | •              | • | •            | • |
| Add                     | ABX      |          |    |    |          |     |     |          | Г   | Г  |     | 1   |   | 3A  | 1   | 1         | B + X → X  | •              | • | •              | ٠ | ٠            | • |
| Push Data               | PSHX     |          | Γ  | Γ  |          |     |     |          | Γ   |    |     |     |   | 3C  | 5   |           | $X_L \rightarrow M_{np}$ , $SP - 1 \rightarrow SP$<br>$X_H \rightarrow M_{np}$ , $SP - 1 \rightarrow SP$ | ٠              | ٠ | •              | • | ٠            | • |
| Pull Date               | PULX     | T        | Γ  |    |          | Γ   | T   | <u> </u> | T   |    |     | T   | - | 38  | 4   | 1         | SP + 1 → SP, M <sub>sp</sub> → X <sub>H</sub><br>SP + 1 → SP, M <sub>sp</sub> → X <sub>1</sub>           | ٠              | • | ŀ              | • | •            | • |
| Exchange                | XGDX     | 1        | T  | 1  |          | t   | 1   | 1        | т   | 1  | t   | Н   | ┢ | 18  | 1-  | <b></b> - | ACCDIX   | <del> </del> - |   | _              | ╌ | <del> </del> | t |

(Note) Condition Code Register will be explained in Note of Table 14.

Table 13 Jump, Branch Instruction

|                             |          |         |          |    |   |          | Ac       | dres     | ung         | Мо       | des  |          |              |                |  |              |                      | Т  |    |     | on i     |   | e  |
|-----------------------------|----------|---------|----------|----|---|----------|----------|----------|-------------|----------|--|----------|--------------|----------------|--|--------------|----------------------|----|----|-----|----------|---|----|
| Operations                  | Mnemanic | REL     |          |    |   | REC      | _        | -        | DE          | _        | EX1  |          |              | (M             | _  | D            | Branch Test          | 5  | _  | _   |          | 1 | 0  |
|                             |          | OP      | ~        | *  | OP  | ~        | *        | OP       | ~           | #        | OP   | ~        | *            | OP             | ~  | *            |                      | Н  | ì  | N   | Z        | v | C  |
| Branch Always               | BRA      | 20      | 3        | 2  |   |          | Г        |          |             |          |  | Π        |              |                |  |              | None                 |    | •  | •   |          | • | •  |
| Branch Never                | BRN      | 21      | 3        | 2  | П   | Г        |          |          |             | Γ        |  |          | Т            | 1              | Γ  | Г            | None                 |    | •  | •   |          |   |    |
| Branch If Carry Clear       | BCC      | 24      | 3        | 2  |   | Т        | Ī        |          |             | П        |  |          |              | 1              | 1  | -            | C=0                  | •  |    | •   |          |   | •  |
| Brench If Carry Set         | BCS      | 25      | 3        | 2  |   | 1-       |          |          |             | Г        |  |          | T            | 1              | 1  | _            | C-1                  |    | ١. | •   | •        |   | •  |
| Branch If = Zero            | BEQ      | 27      | 3        | 2  |   | 1        |          | 1        |             | -        |  |          | Г            |                |  |              | Z = 1                | •  |    | •   |          |   |    |
| Branch If > Zero            | BGE      | 2C      | 3        | 2  | П   | Π        | T-       | 1        | _           |          |  |          | 1            |                | 1  |              | N ⊕ V = 0            | 1. |    | •   |          |   |    |
| Brench If > Zero            | BGT      | 2E      | 3        | 2  |   | Г        | 1        | $\vdash$ | _           | 1        |  |          | t            | H              | 一  | -            | Z+(N ( V) - 0        | +  |    |     |          |   |    |
| Branch If Higher            | BHI      | 22      | 3        | 2  | 1   | T        | 1        | 1        | $\vdash$    |          |  |          | t            | <del>  -</del> | ╁╴   | $\vdash$     | C+Z+0                | +  | 1  |     | +        |   | -  |
| Branch If < Zero            | BLE      | 2F      | 3        | 2  | 1   | 1        | 1        | -        | -           | 1        | _  |          | t            | -              | $\vdash$   | _            | Z+(N @ V) = 1        | ┪. |    | ١.  |          |   | -  |
| Branch If Lower Or<br>Same  | BLS      | 23      | 3        | 2  | T   | ┪        | Γ        | -        | -           | Г        |  |          | T            |                |  | <u> </u>     | C+Z=1                | •  |    | •   | •        | • |    |
| Branch If < Zero            | BLT      | 2D      | 3        | 7  | 1   | -        | ✝        | -        | -           | $\vdash$ |  | 1        | <del> </del> | -              | t-   | <del> </del> | N ( V - 1            | ١. |    |     |          | - | ١. |
| Brench If Minus             | BMI      | 28      | 3        | 2  | 1   | 1        | +-       | 1-       | ┢┈          | ┢        | <del>                                     </del> | -        | ┨            | 1              | <del> </del> —                                   | -            | N = 1                |    |    |     |          |   | ١. |
| Branch If Not Equal Zero    | 8NE      | 26      | 3        | 2  |   |          | r        | Г        |             | -        | $\vdash$   | T        | T            | 1              |  | r            | 2 = 0                | •  | •  | •   |          |   |    |
| Branch If Overflow<br>Clear | BVC      | 28      | 3        | 2  |   | T        | T        | Г        | Γ           |          |  |          | T            |                | -  |              | V=0                  | •  | •  | •   | •        | • | •  |
| Branch If Overflow Set      | 8VS      | 29      | 3        | 2  | 1-  | t        | -        | -        | ╁           | ┢        | <del> </del>                                     | ╁        | H            | <del> </del>   | <del> </del> -                                   |              | V = 1                | ١. |    |     | -        | - | ١. |
| Branch If Flus              | SPL      | 2A      | 3        | 2  | <u>†                                     </u> | $\vdash$ | <b>†</b> | 1        | t-          | Н        |  | +-       | †"           | t-             | <del>                                     </del> | _            | N = 0                | -  | -  | -   | Ť        | ì | i. |
| Branch To Subroutine        | 85R      | BD      | 5        | 2  |   | 1        | †-       | 1        |             | t        | $\vdash$   | -        | ✝            | 一              | Н  | 1-           |                      | 1. |    | ٠   | •        | - | -  |
| Jump                        | JMP      | $t^{-}$ | <u> </u> | +- | +-  | $\vdash$ | +        | 6Ē       | 3           | 2        | 7E   | 3        | 13           | -              | -  |              |                      |    |    |     | -        |   |    |
| Jump To Subroutine          | JSR      | 1       |          | ✝  | 9D  | 5        | 2        | AD       | <del></del> | _        | BD   |          | 3            | $\vdash$       | -  | -            |                      | -  |    |     | ŀ        |   | -  |
| No Operation                | NO₽      |         |          |    |   | Ť        | Ē        |          | -           | Ē        | -  | -        | F            | 01             | 1  | 1            | Advances Prog. Cetr. | •  | •  | •   |          | • | •  |
| Return From Interrupt       | RTI      |         |          | 1  |   | T        | 1        | 1        | Г           | $\vdash$ |  | $\vdash$ | r            | 38             | 10   | 1            |                      | +- | _  | - ( | <u>_</u> |   | 느  |
| Return From<br>Subroutine   | RTS      |         |          | 1  |   | T        | T        |          | T           |          |  | T        | Γ            | 39             | 5  | 1            |                      | •  | •  | •   | •        | • | •  |
| Softwere Interrupt          | 5W1      | 1       | -        | Г  | 1   | t-       |          | +-       | Г           | 1        |  | 1        | $\vdash$     | 3F             | 12   | 1            |                      |    | s  |     |          |   |    |
| Wait for Interrupt*         | WAI      | 1       |          | Г  |   | T        |          |          | <u> </u>    | Ι        |  |          | $\vdash$     | 3E             | 9  | 1            | -                    |    |    | •   | -        | • |    |
| Sleep                       | SLP      | 1       | _        | Т  | 1   | 1        | t        | t        |             | Н        |  | _        | 1            | 1A             | 4  | 1            |                      | •  | _  | _   | •        |   | -  |

(Note) \*WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state.
Condition Code Register will be explained in Note of Table 14.



Table 14 Condition Code Register Manipulation Instructions

|                      |          | Addre | singh | Aodes |                   | C | ondit | lon C | ode l      | legis | ter      |
|----------------------|----------|-------|-------|-------|-------------------|---|-------|-------|------------|-------|----------|
| Corrations           | Mnemonic | IM    | PLIE  | ь     | Sociesn Operation | 5 | 4     | 3     | 2          | 1     | 0        |
| 1                    |          | OP    | ~     | *     |                   | н | -     | N     | Z          | ٧     | C        |
| Clear Cerry          | CLC      | 0C    | 1     | 1     | 0 + C             | • | ٠     | •     | •          | •     | R        |
| Clear Interrupt Mesk | CLI      | Q€    | 1     | 1     | 0 - 1             | • | R     | •     | •          | •     | 1.       |
| Clear Overflow       | CLV      | OA.   | 1     | 1     | 0 → V             | • | •     |       | •          | m     |          |
| Set Carry            | SEC      | 00    | ,     | 1     | 1 → C             | • | •     | •     | •          | Ŀ     | 3        |
| Set Interrupt Mask   | SEI      | OF    | 1     | 1     | 1 → 1             |   | 5     | •     | •          |       | 1.       |
| Set Overflow         | SEV      | OB    | 1     | 1     | 1 → V             | • | •     | •     | •          | \$    | <u> </u> |
| Accumulator A → CCR  | TAP      | 96    | 1     | 1     | A - CCR           |   |       | _ (   | <u>9 -</u> |       | _        |
| CCB → Accumulator A  | TPA      | 07    | 11    | 1     | CCR → A           | • |       |       | •          | •     |          |

### LEGEND

- LEGEND
  OP Operation Code (Hexadecimal)
  Number of McU Oycles
  MSP Contents of memory location pointed by Stack Pointer
  Number of Program Bytes
  Arithmetic Plus
  Arithmetic Minus
  Boolean AND
  Boolean AND
  Boolean inclusive OR
  Boolean Exclusive OR
  Complement of M
  Transfer into
  Bit = Zero
  Byte = Zero

## CONDITION CODE SYMBOLS

- ITION CODE SYMBOLS
  Half-carry from bit 3 to bit 4
  Interrupt mask
  Negative (sign bit)
  Zero (byte)
  Zero (byte)
  Coverflow, 2's complement
  Carry/Borrow from/to bit 7
  Reset Always
  Set if true after test or clear
  Not Affected

(Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- (Bit C) Test: Result \ 00000000? 2
- Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
  Test: Operand = 10000000 prior to execution? (3) (4) (5) (Bit C)
- (Bit V)
- Test: Operand = 01111111 prior to execution?
- (6) (7) (8) (9) (Bit V) Test: Set equal to N® C = 1 after the execution of instructions
- Test: Result less than zero? (Bit 15=1) (Bit N) (All Bit)
- Load Condition Code Register from Stack.
- Set when interrupt occurs, if previously set, a Non-Maskable Interrupt is required to exit the wait state. (Bit I)
- Set according to the contents of Accumulator A. Result of Multiplication Bit 7=17 (ACCB) (All Bit)
- (Bit C)

Table 15 OP-Code Mop

| OP   |               |      |      |      |      | ACC  | ACC  |      | EXT  |      | ACCA | or SP | -    | i    | ACCE | or X |      | 1   |
|------|---------------|------|------|------|------|------|------|------|------|------|------|-------|------|------|------|------|------|-----|
| COD  | Ł             |      |      |      |      |      | 8    | IND  | DIR  | IMM  | DIR  | IND   | EXT  | IMM  | DIR  | IND  | EXT  | 1   |
| \ H  | $\rightarrow$ | 0000 | 6901 | 0010 | 0011 | 9100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010  | 1011 | 1100 | 1101 | 1110 | 1111 | ]   |
| LO   | \             | 9    | 1    | 2    | 3    | 4    | 5    | 5    | 7    | 8    | 9    | A     | B    | С    | ۵    | E    | F    | L   |
| 0000 | 0             |      | SBA  | BRA  | TSX  |      | N    | EG   |      |      |      |       | S    | 追    |      |      |      | 0   |
| 0001 | 1             | NOP  | CBA  | BRN  | INS  |      |      | A    | IM   |      |      |       | CI   | MP   |      |      |      | 1   |
| 0010 | 2             |      |      | вні  | PULA |      |      | 0    | IM   |      |      |       | S    | BC   |      |      |      | 2   |
| 0011 | 3             |      |      | BLS  | PULB |      | C    | OM-  |      |      | SU   | IBD   |      | İ    | AD   | DD   |      | 3   |
| 0100 | 4             | LSRD |      | BCC  | DES  |      | L    | SR   |      |      |      |       | Ai   | ND   |      |      |      | 4   |
| 0101 | 5             | ASLD |      | BCS  | TXS  |      |      | E    | IM   |      |      |       | В    | aT.  |      |      |      | 5   |
| 0110 | 6             | TAP  | TAB  | BNE  | PSHA |      | R    | OR   |      |      |      |       | El   | DA   |      |      |      |     |
| 0111 | 7             | TPA  | TBA  | BEQ  | PSHB |      | A    | SR   |      |      |      | STA   |      |      |      | STA  |      | 7   |
| 1000 |               | INX  | XGDX | BVC  | PULX |      |      | SL   |      |      |      |       | E    | DR   |      |      |      | 1 8 |
| 1001 | 9             | DEX  | DAA  | BVS  | RTS  |      | A    | IOL  |      |      |      |       | A:   | DC.  |      |      |      | 9   |
| 1010 | A             | CLV  | SLP  | 8PL  | ABX  |      | C    | EC   |      |      |      |       | 0    | RA   |      |      |      | A   |
| 1011 | В             | SEV  | ABA  | BMI  | RT)  |      |      | 7    | ΠM   | T    |      |       | A    | DD   |      |      |      |     |
| 1100 | С             | CLC  |      | BGE  | PSHX |      | ŧ    | NC   |      |      | С    | PX    |      |      | U    | DD   |      | C   |
| 1101 | ۵             | SEC  |      | BLT  | MUL  | 1    | 1    | ST   |      | BSR  | 1    | JSR   |      |      | L    | STD  |      | D   |
| 1110 | E             | CLI  |      | BGT  | WAI  |      |      | 1    | MP   |      | L    | .DS   |      |      | L    | DX   |      | E   |
| 1111 | F             | SEI  |      | BLE  | SWI  |      | (    | LR   |      |      |      | STS   |      |      |      | STX  |      | F   |
|      |               | 0    | 1    | 2    | 3    | 4    | 5    |      | 7    |      | ,    | A     | 8    | С    | D    | E    | F    | ╛   |

UNDEFINED OP CODE

<sup>\*</sup>Only each instructions of AIM, OIM, EIM, TIM



■ CPU OPERATION

• CPU Instruction Flow

When operating, the CPU fetches an instrution from a memory and executes the required function. This sequence starts with RES cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while NMI, IRQ₁, IRQ₂, IRQ₂, HALT and STBY control it. Fig. 29 gives the CPU mode transition and Fig. 30 the CPU system flow chart. Table 16 shows CPU operating states

and port states.

Operation at Each Instruction Cycle
 Table 17 shows the operation at each instruction cycle. By the pipeline control of the HD6303Y, MULT, PUL, DAA and XGDX instructions, etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one—from op code fetch to the next instruction opcode.




Figure 29 CPU Operation Mode Transition

Table 16 CPU Operation State and Port, Bus, Control Signal State

| Port                             | Reset | STBY'3 | HALT | Sleep |
|----------------------------------|-------|--------|------|-------|
| A <sub>0</sub> ~ A <sub>7</sub>  | Н     | Т      | Ŧ    | Н     |
| Port 2                           | Т     | τ      | Keep | Keep  |
| $D_0 \sim D_7$                   | T     | T      | Т    | Т     |
| $D_0 \sim D_7$ $A_8 \sim A_{15}$ | н     | Т      | T    | Н     |
| Port 5                           | Т     | т      | Keep | Кеер  |
| Port 6                           | Т     | т      | Keep | Keep  |
| Control Signal                   | •1    | T      | •2   | -1    |

- RD, WR, R/W, LIR = H, BA = L RD, WR, R/W = T, LIR, BA = H E pin goes to high impedance state.




Figure 30 HD6303Y System Flow Chart

Table 17 Cycle-by-Cycle Operation

| Address Mode &<br>Instructions |       | Cycles   | Cycle<br># | Address Bus             | R/W | RD | WA | LIR | Data Bus                  |
|--------------------------------|-------|----------|------------|-------------------------|-----|----|----|-----|---------------------------|
| MMEDI/                         | ATE . |          |            |                         |     |    |    |     |                           |
| ADC                            | ADD   | 1        | 1          | Op Code Address+1       | 1   | ō  | 1  | 1   | Operand Data              |
| AND                            | BIT   |          | 2          | Op Code Address+2       | 1   | 0  | 1  | 0   | Next Op Code              |
| CMP                            | EOR   | 2        |            |                         |     |    | l  |     |                           |
| LDA                            | ORA   |          |            |                         |     |    |    |     |                           |
| SBC                            | SUB   |          |            |                         |     |    |    |     |                           |
| ADDD                           | CPX   |          | 1          | Op Code Address+1       | 1   | 0  | 1  | 1   | Operand Data (MSB)        |
| LDD                            | LD\$  | 3        | 2          | Op Code Address+2       | 1   | 0  | 1  | 1   | Operand Data (LS9)        |
| LDX                            | SUBD  | <u> </u> | 3          | Op Code Address+3       | 1   | 0  | 1  | 0   | Next Op Code              |
| DIRECT                         |       |          |            |                         |     |    |    |     |                           |
| ADC                            | ADD   |          | 1          | Op Code Address+1       | 1   | 0  | 1  | 1   | Address of Operand (LSB)  |
| AND                            | 8iT   | 1        | 2          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data              |
| CMP                            | EOR   | 3        | 3          | Op Code Address+2       | 1   | 0  | 1  | 0   | Next Op Code              |
| LDA                            | ORA   |          | i          |                         |     |    |    | 1   |                           |
| SBC                            | SUB   |          |            |                         |     |    |    |     |                           |
| STA                            |       |          | 1          | Op Code Address+1       | 1   | 0  | 1  | 1   | Destination Address       |
|                                |       | 3        | 2          | Destination Address     | 0   | 1  | 0  | 1   | Accumulator Data          |
|                                |       |          | 3          | Op Code Address+2       | 1   | 0  | 1  | 0   | Next Op Code              |
| ADDD                           | CPX   | 1        | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Address of Operand (LSB   |
| LDD                            | LDS   | 4        | 2          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data (MSB)        |
| LDX                            | SUBD  | 1 7      | 3          | Address of Operand + 1  | l   | 0  | 1  | 1   | Operand Data (LSB)        |
|                                |       |          | 4          | Op Code Address+2       | 1   | 0  | 1  | 0   | Next Op Code              |
| ŚŦĎ                            | STS   | 1        | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Destination Address (LSB) |
| STX                            |       | 4        | 2          | Destination Address     | 0   | 1  | 0  | 1   | Register Data (MSB)       |
|                                |       | 7        | 3          | Destination Address + 1 | 0   | 1  | 0  | 1   | Register Data (LSB)       |
|                                |       | <u> </u> | 4          | Op Code Address + 2     | 1   | 0  | 1  | 0   | Next Op Code              |
| JSR                            |       | T        | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Jump Address (LSB)        |
|                                |       |          | 2          | FFFF                    | 1   | 1  | 1  | 1   | Restart Address (LSB)     |
|                                |       | 5        | 3          | Stack Pointer           | 0   | 1  | 0  | 1   | Return Address (LSB)      |
|                                |       | 1        | 4          | Stack Pointer - 1       | 0   | 1  | 0  | 1   | Return Address (MSB)      |
|                                |       |          | 5          | Jump Address            | 1 1 | 0  | 1  | 0   | First Subroutine Op Code  |
| TIM                            |       |          | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Immediate Data            |
|                                |       | 4        | 2          | Op Code Address + 2     | 1   | 0  | 1  | 1   | Address of Operand (LSB   |
|                                |       | -        | 3          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data              |
|                                |       |          | 4          | Op Code Address+3       | 1   | 0  | 1  | 0   | Next Op Code              |
| AIM                            | EIM   |          | 1          | Op Code Address+1       | 1   | 0  | 1  | 1   | Immediate Data            |
| OIM                            |       |          | 2          | Op Code Address+2       | 1   | 0  | 1  | 1   | Address of Operand (LSB   |
|                                |       | 8        | 3          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data              |
|                                |       | "        | 4          | FFFF                    | 1   | 1  | 1  | 1   | Restart Address (LSB)     |
|                                |       |          | 5          | Address of Operand      | 0   | 1  | 0  | 1   | New Operand Data          |
|                                |       | 1        | 6          | Op Code Address+3       | 1   | 0  | 1  | 0   | Next Op Code              |



| Address Mode &<br>instructions | Cycles       | Cycle<br># | Address Bus              | R/W          | RD | WR | LIR | Data Bus                        |
|--------------------------------|--------------|------------|--------------------------|--------------|----|----|-----|---------------------------------|
| NDEXED                         |              |            |                          |              |    |    |     |                                 |
| JMP                            |              | 1          | Op Code Address + 1      | 1            | 0  | 1  | 1   | Offset                          |
|                                | 3            | 2          | FFFF                     | 1            | 1  | 1  | 1   | Restart Address (LSB)           |
|                                |              | 3          | Jump Address             | 1 1          | 0  | 1  | 0   | First Op Code of Jump Routing   |
| ADC ADD                        |              | 1          | Op Code Address + 1      | 1            | Ō  | 1  | 1   | Offset                          |
| AND BIT                        | 1            | 2          | FFFF                     | 1            | 1  | 1  | 1   | Restart Address (LSB)           |
| CMP EOR                        | 4            | 3          | IX + Offset              | 1 1          | 0  | 1  | 1   | Operand Data                    |
| LDA ORA                        | -            | 4          | Op Code Address + 2      | 1            | 0  | 1  | 0   | Next Op Code                    |
| SBC SUB                        |              |            |                          |              |    |    |     |                                 |
| TST                            |              |            |                          |              |    |    |     |                                 |
| STA                            |              | 1          | Op Code Address + 1      | 1            | 0  | 1  | 1   | Offset                          |
|                                | 4            | 2          | FFFF                     | 1            | 1  | 1  | 1   | Restart Address (LSB)           |
|                                |              | 3          | IX+Offset                | 0            | 1  | 0  | 1   | Accumulator Data                |
| 1556                           | ļ            | 4          | Op Code Address+2        | 1            | 0  | 1  | 0   | Next Op Code                    |
| ADDD<br>CPX LDD                |              | 1 2        | Op Code Address + 1 FFFF | 1            | 1  | 1  | 1   | Offset                          |
| LDS LDX                        | 5            | 3          | IX+Offset                |              | Ó  | 1  | 1   | Restart Address (LSB)           |
| SUBD                           | 3            | 4          | IX+Offset+1              |              | 0  | 1  | 1   | Operand Data (MSB)              |
| 3080                           | 1            | 5          | Op Code Address + 2      |              | 0  | 1  | ò   | Operand Data (LSB) Next Op Code |
| STO STS                        | <del> </del> | 1          | Op Code Address + 1      | <del></del>  | ō  | 1  | 1   | Offset                          |
| STX                            |              | 2          | FFFF                     |              | 1  | 1  | 1   | Restart Address (LSB)           |
| <b>0</b> 17                    | 5            | 3          | IX+Offset                | ò            | 1  | o  | j   | Register Data (MSB)             |
|                                |              | 4          | IX+Offset+1              | 0            | 1  | o  | 1   | Register Data (LSB)             |
|                                |              | 5          | Op Code Address + 2      | 1            | Ó  | 1  | o   | Next Op Code                    |
| JSR                            | †            | 1          | Op Code Address + 1      | <del>-</del> | O. | 1  | 1   | Offset                          |
|                                |              | 2          | FFFF                     |              | 1  |    | 1   | Restart Address (LSB)           |
|                                | 5            | 3          | Stack Pointer            | 0            | 1  | o  | 1   | Return Address (LSB)            |
|                                |              | 4          | Stack Pointer - 1        | 0            | 1  | o  | 1   | Return Address (MSB)            |
|                                | 1            | 5          | IX+Offset                | 1            | 0  | 1  | 0   | First Subroutine Op Code        |
| ÁSL ASR                        |              | 1          | Op Code Address + 1      | 1            | 0  | 1  | 1   | Offset                          |
| COM DEC                        |              | 2          | FFFF                     | 1 1          | 1  | 1  | 1   | Restart Address (LSB)           |
| INC LSR                        | 6            | 3          | IX + Offset              | 1            | 0  | 1  | 1   | Operand Data                    |
| NEG ROL                        | ,            | 4          | FFFF                     | 1            | 1  | 1  | 1   | Restart Address (LSB)           |
| ROR                            |              | 5          | 1X + Offset              | 0            | 1  | 0  | 1   | New Operand Data                |
|                                |              | 6          | OP Code Address + 2      | 1            | 0  | 1  | 0   | Next Op Code                    |
| TIM                            |              | 1          | Op Code Address + 1      | 1            | Ō  | 1  | 1   | Immediate Data                  |
|                                |              | 2          | Op Code Address + 2      | 1            | 0  | 1  | 1   | Offset                          |
|                                | 5            | 3          | FFFF                     | 1            | 1  | 1  | 1   | Restart Address (LSB)           |
|                                | '            | 4          | IX + Offset              | 1            | 0  | 1  | 1   | Operand Data                    |
| C: 5                           | ļ            | 5          | Op Code Address + 3      | 1            | 0  | 1  | 0   | Next Op Code                    |
| CLR                            |              | 1 2        | Op Code Address + 1 FFFF | 1            | 1  | 1  | 1   | Offset                          |
|                                | 5            | 3          | IX+Offset                |              | 0  | 1  | 1   | Restart Address (LSB)           |
|                                | 1 "          | 4          | IX+Offset                | 0            | 1  | 0  | 1   | Operand Data                    |
|                                | -            | 5          | Op Code Address + 2      | 1            | 0  | 1  | ó   | Next Op Code                    |
| AIM EIM                        | +            | 1          | Op Code Address + 1      |              | 0  | 1  | 1 1 | Immediate Data                  |
| OiM                            |              | 2          | Op Code Address + 2      |              | ñ  | 1  | 1   | Offset                          |
| ·····                          |              | 3          | FFFF                     |              | 1  | 1  | 1   | Restart Address (LSB)           |
|                                | 7            | 4          | IX+Offset                |              | o  |    | li  | Operand Data                    |
|                                | 1            | 5          | FFFF                     | l i          | 1  | ,  | l i | Restart Address (LSB)           |
|                                |              | 6          | IX + Offset              | 0            | 1  | 0  | li  | New Operand Data                |
|                                |              | 7          | Op Code Address + 3      | 1            | o  | 1  | Ö   | Next Op Code                    |



| Address Mode & Instructions | Cycles | Cycle<br># | Address Bus             | R/W | RD | WR | LIŘ | Data Bus                 |
|-----------------------------|--------|------------|-------------------------|-----|----|----|-----|--------------------------|
| XTEND                       |        |            |                         |     |    |    |     |                          |
| JMP                         | 1      | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Jump Address (MSB)       |
|                             | 3      | 2          | Op Code Address + 2     | 1 1 | 0  | 1  | 1   | Jump Address (LSB)       |
|                             | 1      | 3          | Jump Address            | 1   | 0  | 1  | 0   | Next Op Code             |
| ADC ADD TST                 |        | 1          | Op Code Address + 1     | 1   | Ó  | 1  | 1   | Address of Operand (MS8  |
| AND BIT                     | 4      | 2          | Op Code Address + 2     | 1   | 0  | 1  | 1   | Address of Operand (LSB  |
| CMP EOR                     | 4      | 3          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data             |
| LDA ORA<br>SBC SUB          |        | 4          | Op Code Address+3       | 1   | 0  | 1  | 0   | Next Op Code             |
| STA                         |        | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Destination Address (MSI |
|                             | 4      | 2          | Op Code Address+2       | 1   | 0  | 1  | 1   | Destination Address (LSB |
|                             | *      | 3          | Destination Address     | 0   | 1  | 0  | 1   | Accumulator Data         |
|                             |        | 4          | Op Code Address+3       | 1   | 0  | 1  | 0   | Next Op Code             |
| ADDD                        |        | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Address of Operand (MS)  |
| CPX LDD                     |        | 2          | Op Code Address + 2     | 1   | 0  | 1  | 1   | Address of Operand (LSE  |
| LDS LDX                     | 5      | 3          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data (MSB)       |
| SUBD                        |        | 4          | Address of Operand+1    | 1   | 0  | 1  | 1   | Operand Data (LSB)       |
|                             |        | 5          | Op Code Address + 3     | 1   | 0  | 1  | 0   | Next Op Code             |
| STD STS                     |        | 1          | Op Code Address + 1     | 1   | Ō  | 1  | 1   | Destination Address (MS  |
| STX                         | 5      | 2          | Op Code Address + 2     | 1   | 0  | 1  | 1   | Destination Address (LSE |
|                             |        | 3          | Destination Address     | 0   | 1  | 0  | 1   | Register Data (MSB)      |
|                             | 1      | 4          | Destination Address + 1 | 0   | 1  | 0  | 1   | Register Data (LSB)      |
|                             | 1      | 5          | Op Code Address + 3     | 1   | 0  | 1  | 0   | Next Op Code             |
| JŠŘ                         |        | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Jump Address (MSB)       |
|                             | 1      | 2          | Op Code Address + 2     | 1   | 0  | 1  | 1   | Jump Address (LSB)       |
|                             | 6      | 3          | FFFF                    | 1   | 1  | 1  | 1   | Restart Address (LSB)    |
|                             |        | 4          | Stack Pointer           | 0   | 1  | 0  | 1   | Return Address (LSB)     |
|                             |        | 5          | Stack Pointer - 1       | 0   | 1  | 0  | 1   | Return Address (MSB)     |
|                             | }      | 6          | Jump Address            | 1   | 0  | 1  | 0   | First Subroutine Op Code |
| ASL ASR                     | T      | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Address of Operand (MS   |
| COM DEC                     | 1      | 2          | Op Code Address + 2     | 1   | 0  | 1  | 1   | Address of Operand (LSI  |
| INC LSR                     | 6      | 3          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data             |
| NEG ROL                     | 1 "    | 4          | FFFF                    | 1   | 1  | 1  | ] 1 | Restart Address (LSB)    |
| ROR                         |        | 5          | Address of Operand      | 0   | 1  | 0  | 1   | New Operand Data         |
|                             |        | 6          | Op Code Address + 3     | 1   | 0  | 1  | 0   | Next Op Code             |
| CLR                         | 1      | 1          | Op Code Address + 1     | 1   | 0  | 1  | 1   | Address of Operand (MS   |
|                             | 1      | 2          | Op Code Address + 2     | 1   | 0  | 1  | 1   | Address of Operand (LS)  |
|                             | 5      | 3          | Address of Operand      | 1   | 0  | 1  | 1   | Operand Data             |
|                             |        | 4          | Address of Operand      | 0   | 1  | 0  | 1   | 00                       |
|                             |        | 5          | Op Code Address + 3     | 1   | 0  | 1  | 0   | Next Op Code             |

|        | ss Mode &<br>tructions | Cycles   | Cycle<br>#                            | Address Bus         | R/₩ | RD  | WR       | LIR              | Data Bus                       |
|--------|------------------------|--|---------------------------------------|---------------------|-----|-----|----------|------------------|--------------------------------|
| MPLIED | )                      | <u> </u>   | · · · · · · · · · · · · · · · · · · · |                     |     |     | ·        |                  |                                |
| ABA    | ABX                    | T  | 1                                     | Op Code Address + 1 | 1 1 | 0   | 1        | 0                | Next Op Code                   |
| ASL    | ASLD                   | 1 1  | '                                     |                     |     | ٠   | <u>'</u> |                  | reak op code                   |
| ASR    | CBA                    | 1 1  |                                       |                     | 1 1 |     | }        |                  | 1                              |
| CLC    | CLI                    |  |                                       |                     |     |     |          |                  |                                |
| CLR    | CLV                    |  |                                       |                     |     |     |          |                  |                                |
| COM    | DEC                    |  |                                       |                     |     |     |          |                  |                                |
| DES    | DEX                    |  |                                       |                     |     |     |          |                  |                                |
| INC    | INS                    | 1 1  |                                       |                     | 1 1 |     |          |                  |                                |
| INX    | LSR                    | ,  |                                       |                     |     |     |          |                  |                                |
| LSRD   | ROL                    | '  | - 1                                   |                     |     |     |          |                  |                                |
|        |                        |  |                                       |                     |     |     |          |                  |                                |
| ROR    | NOP                    | 1 1  | 1                                     |                     |     |     |          |                  |                                |
| SBA    | SEC                    | 1 1  | 1                                     |                     |     |     |          |                  |                                |
| SEI    | SEV                    |  |                                       |                     |     |     |          |                  |                                |
| TAB    | TAP                    | 1 1  |                                       |                     |     |     |          |                  |                                |
| TBA    | TPA                    | 1 1  | - 1                                   |                     |     |     |          |                  |                                |
| TST    | TSX                    | 1 1  |                                       |                     |     |     |          |                  |                                |
| TXS    |                        |  |                                       |                     |     | i   |          |                  |                                |
| DAA    | XGDX                   | 2  | 1                                     | Op Code Address + 1 | 1   | 0   | 1        | 0                | Next Op Code                   |
|        |                        |  | 2                                     | FFFF                | 1   | 1   | 1        | 1                | Restart Address (LSB)          |
| PULA   | PULB                   | 1 1  | 1                                     | Op Code Address + 1 | 1   | 0   | 1        | 0                | Next Op Code                   |
|        |                        | 3  | 2                                     | FFFF                | 1 1 | 1   | 1        | 1                | Restart Address (LSB)          |
|        |                        |  | 3                                     | Stack Pointer + 1   | 1 1 | 0   | 1        | 1                | Data from Stack                |
| PSHA   | PSHB                   |  | 1                                     | Op Code Address + 1 | 1 1 | 0   | 1        | 1                | Next Op Code                   |
|        |                        | 4  | 2                                     | FFFF                | 1 1 | 1   | 1        | il               | Restart Address (LSB)          |
|        |                        | "  | 3                                     | Stack Pointer       | 0   | ,   | o l      | il               | Accumulator Data               |
|        |                        |  | 4                                     | Op Code Address + 1 | 1 1 | a   | i        | i l              | Next Op Code                   |
| PULX   |                        |  | 1                                     | Op Code Address + 1 | 1   | ō   | 1        | ŏ                | Next Op Code                   |
|        |                        | 1.1  | 2                                     | FFFF                | 1 1 | 1   | 1        | ĭ                | Restart Address (LSB)          |
|        |                        | 4  | 3                                     | Stack Pointer + 1   |     | 0   | il       | il               | Data from Stack (MSB)          |
|        |                        |  | 4                                     | Stack Pointer + 2   | 1   | ŏ   | i        | - ;              | Data from Stack (LSB)          |
| PSHX   |                        | <del>                                     </del> | 1                                     | Op Code Address + 1 | 1 1 | - 6 | 1        | <del>-</del> i-l |                                |
|        |                        |  | 2                                     | FFFF                |     | 1   | i        | - 1              | Next Op Code                   |
|        |                        | 5  | 3                                     | Stack Pointer       | ò   | 1   | 0        | ;                | Restart Address (LSB)          |
|        |                        |  | 4                                     | Stack Pointer - 1   | 0   | 1   | o        | 1                | Index Register (LSB)           |
|        |                        | 1  | 5                                     | Op Code Address + 1 | 1 1 | 0   | - 1      | 1                | Index Register (MSB)           |
| RTS    |                        | <del>  </del>                                    | 1                                     | Op Code Address + 1 | + 1 | 0   | _ 1      | 0                | Next Op Code                   |
|        |                        | 1 1  | 2                                     | FFFF                | 1 1 | - 1 | 1        | 1                | Next Op Code                   |
|        |                        | 5  | 3                                     | Stack Pointer + 1   | 1 1 | 1   | 1        | 1                | Restart Address (LSB)          |
|        |                        | 9  | 4                                     |                     | 1   | 0   | 1        | 1                | Return Address (MSB)           |
|        |                        |  |                                       | Stack Pointer + 2   | 1   | 0   | 1        | 1                | Return Address (LSB)           |
| MUL    |                        |  | 5                                     | Return Address      | 1   | 0   | 1        | 0                | First Op Code of Return Routin |
| WIOL   |                        |  | 1                                     | Op Code Address + 1 | 1   | 0   | 1        | 0                | Next Op Code                   |
|        |                        |  | 2                                     | FFFF                | 1   | 1   | 1        | 1                | Restart Address (LSB)          |
|        |                        | _  | 3                                     | FFFF                | 1 1 | 1   | 1        | 1                | Restart Address (LSB)          |
|        |                        | 7  | 4                                     | FFFF                | 1   | 1   | 1        | 1                | Restart Address (LSB)          |
|        |                        |  | 5                                     | FFFF                | 1   | 1   | 1        | 1                | Restart Address (LSB)          |
|        |                        |  | 6                                     | FFFF                | 1   | 1   | 1        | 1                | Restart Address (LSB)          |
|        |                        |  | 7                                     | FFFF                | 1   | 1   | 1        | 1                | Restart Address (LSB)          |

| Address Mode & Instructions | Cycles | Cycle<br># | Address Bus                     | R/W              | RD          | WR  | LIR | Data Bus   |
|-----------------------------|--------|------------|---------------------------------|------------------|-------------|-----|-----|--|
| MPLIED                      |        |            |                                 |                  |             |     |     |  |
| WAI                         | 1      | 1          | Op Code Address + 1             | 1                | 0           | 1   | •   | Next Op Code                                       |
|                             | 1      | 2          | FFFF                            | 1                | 1           | 1   | 1   | Restart Address (LSB)                              |
|                             | i      | з          | Stack Pointer                   | 0                | 1           | 0   | 1   | Return Address (LSB)                               |
|                             |        | 4          | Stack Pointer - 1               | 0                | 1           | 0   | 1   | Return Address (MSB)                               |
|                             | 9      | 5          | Stack Pointer - 2               | 0                | 1           | 0   | 1   | Index Register (LSB)                               |
|                             | 1      | 6          | Stack Pointer - 3               | 0                | 1           | 0   | 1   | Index Register (MSB)                               |
|                             | 1      | 7          | Stack Pointer -4                | 0                | 1           | 0   | 1   | Accumulator A                                      |
|                             |        | 8          | Stack Pointer - 5               | 0                | 1           | 0   | 1   | Accumulator B Conditional Code Register            |
|                             |        | 9          | Stack Pointer - 6               | 0                | 1           | 0   |     |  |
| RTI                         |        | 1          | Op Code Address+1               | 1                | 0           | 1   | 1   | Next Op Code<br>Restart Address (LSB)              |
|                             | 1      | 2          | FFFF                            | 1                | 1           | 1 ! | 1   | Conditional Code Register                          |
|                             |        | 3          | Stack Pointer + 1               | 1                | 0           | 1   | 1   | Accumulator B                                      |
|                             |        | 4          | Stack Pointer + 2               | 1                | 0           | 1 1 |     | Accumulator A                                      |
|                             | 10     | 5          | Stack Pointer + 3               | 1 !              | 0           | 1   | 1 1 | Index Register (MSB)                               |
|                             | "      | 6          | Stack Pointer + 4               | 1 !              | 1 6         | 1   | 1   | Index Register (LSB)                               |
|                             |        | 7          | Stack Pointer + 5               | 1                | 0           | 1   | ;   | Return Address (MSB)                               |
|                             |        | 8          | Stack Pointer +6                | 1                | 0           | 1   | 1   | Return Address (LSB)                               |
|                             |        | 9          | Stack Pointer + 7               | 1                | 0           |     | 6   | First Op Code of Return Routin                     |
|                             |        | 10         | Return Address                  | 1                | 0           | ++- | 1   | Next Op Code                                       |
| SWI                         |        | 1          | Op Code Address + 1             |                  | 1           | 1   |     | Restart Address (LSB)                              |
|                             | 1      | 2          | FFFF                            | 1                | 1           | 0   | l i | Return Address (LSB)                               |
|                             | 1      | 3          | Stack Pointer                   | 0                |             | 0   | 1   | Return Address (MSB)                               |
|                             | 1      | 4          | Stack Pointer - 1               | 0                | 1           | 0   | 1 1 | Index Register (LSB)                               |
|                             |        | 5          | Stack Pointer - 2               | 0                | 1 1         | 0   | li  | Index Register (MSB)                               |
|                             | 12     | 6          | Stack Pointer - 3               | 0                | 1           | 0   | 1 1 | Accumulator A                                      |
|                             | '-     | 7          | Stack Pointer -4                | 0                | 1           | 0   | 1 ; | Accumulator B                                      |
|                             | 1      | 8          | Stack Pointer - 5               | 1 6              | i           | 0   | 1   | Conditional Code Register                          |
|                             | l      | 9          | Stack Pointer - 6               | 1                | 0           | 1   | l i | Address of SWI Routine (MSE                        |
|                             | 1      | 10         | Vector Address FFFA             | 1 ;              | 0           | 1 ; | i   | Address of SWI Routine (LSB)                       |
|                             |        | 11         | Vector Address FFFB             | 1 1              | 0           | 1   | 0   | First Op Code of SWI Routine                       |
|                             |        | 12         | Address of SWI Routine          | ++               | 1 0         | 1   | 1   | Next Op Code                                       |
| SLP                         |        | 1          | Op Code Address + 1 FFFF        | 1 1              | lĭ          | 1   | ;   | Restart Address (LSB)                              |
|                             | •      | 2          | FFFF                            | 1 :              | 1 :         | 1 i | 1 i | (100,011,100,100,100,100,100,100,100,100           |
|                             |        | 1          |                                 | 1 1              | 1 1         |     |     | į į  |
|                             | 4      | Sleep      |                                 | 1                | 1 1         |     | 1 1 |  |
|                             |        |            |                                 | 1 1              | 1 1         |     | 1 1 | 1  |
|                             |        | 1 1        | FFFF                            | 3                | 1 1         | 1   | 1   | Restart Address (LSB)                              |
|                             |        | 3          | Op Code Address+1               | 1                | 0           | 1 ; | o   | Next Op Code                                       |
|                             |        | 4          | Up Code Address + 1             | <u> </u>         |             | 1   |     |  |
| RELATIVE                    |        |            |                                 | <del>. ,</del> . | · · · · · · |     |     | December Officer                                   |
| BCC BCS                     |        | 1          | Op Code Address+1               | 1                | 0           | 1   | 1 1 | Branch Offset                                      |
| BEQ BGE                     | 3      | 2          | FFFF                            | 1                | 1           | 1   | 1   | Restart Address (LSB) First Op Code of Branch Rout |
| BGT BHI                     |        | 3          | Branch Address Test="1"         | . 1              | 0           | 1   | 0   |  |
| BLE BLS                     | - 1    |            | Op Code Address + 1···Test = "0 | 1                | 1           | 1   |     | Next Op Code                                       |
| BLT BMT                     | - 1    | 1          |                                 |                  | -           | 1   | 1   |  |
| BNE BPL                     |        | 1          | 1                               |                  |             | 1   |     |  |
| BRA BRN                     |        | Ì          |                                 |                  |             |     |     |  |
| BVC BVS                     |        |            |                                 |                  |             | + - | +-  | Offset   |
| BŠŘ                         | T      | 1          | Op Code Address+1               | 1                | 0           | 1   | 1   | Restart Address (LSB)                              |
|                             |        | 2          | FFFF                            | 1                | 1           | 1 - | 1 ' |  |
|                             | 5      | 3          | Stack Pointer                   | 0                | 1 1         | 0   | 1 ! | Return Address (LSB)                               |
|                             |        | 4          | Stack Pointer - 1               | 0                | 1           | 0   | 1   | Return Address (MSB)                               |
|                             |        | 5          | Branch Address                  | 1                | 0           | 1   | 0   | First Op Code of Subroutin                         |

■ PRECAUTION TO THE BOARD DESIGN OF OSCILLATION CIRCUIT

As shown in Fig. 31, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C<sub>L</sub> must be put as near the HD6303Y as possible.




Figure 31 Precaution to the boad design of oscillation circuit




Figure 32 Example of Oscillation Circuits in Board Design

■ RECEIVE MARGIN OF THE SCI
Receive margin of the SCI contained in the HD6303Y is shown in Table 18.

Note: SCI = Serial Communication Interface

|         | I able 18                                 |   |
|---------|---|---|
|         | Bit distortion<br>tolerance<br>(t-to) /to | Character distortion tolerance (T-To) /To |
| HD6303Y | ±43.7%                                    | ±4.37%                                    |

